NVC code coverage report

Hierarchy

Instance: CTU_CAN_FD_TB.TB_TOP_CTU_CAN_FD.DUT.TXT_BUF_COMP_GEN(3).TXT_BUF_ODD_GEN.TXT_BUFFER_ODD_INST.CLK_GATE_TXT_BUFFER_RAM_COMP.G_TECH_FPGA

File:  /__w/ctu-can-regression/ctu-can-regression/src/common_blocks/clk_gate.vhd


Current Instance Statement Branch Toggle Expression FSM state Functional Average
CTU_CAN_FD_TB.TB_TOP_CTU_CAN_FD.DUT.TXT_BUF_COMP_GEN(3).TXT_BUF_ODD_GEN.TXT_BUFFER_ODD_INST.CLK_GATE_TXT_BUFFER_RAM_COMP.G_TECH_FPGA 100.0 % (2/2) N.A. N.A. N.A. N.A. N.A. 100.0 % (2/2)

Details:

The limit of printed items was reached (5000). Total 260336 items are not displayed.


Statement Branch Toggle Expression FSM state Functional

Uncovered statements:

Excluded statements:

Covered statements:

Signal assignment statement on line 127:

127:        clk_out <= clk_in; 
Count: 28376080
Threshold: 1

Signal assignment statement on line 130:

130:        clk_en_q <= '1'; 
Count: 165
Threshold: 1

Uncovered branches:

Excluded branches:

Covered branches:

Uncovered toggles:

Excluded toggles:

Covered toggles:

Uncovered expressions:

Excluded expressions:

Covered expressions:

Uncovered FSM states:

Excluded FSM states:

Covered FSM states:

Uncovered functional coverage:

Excluded functional coverage:

Covered functional coverage: