NVC code coverage report

Hierarchy

Instance: CTU_CAN_FD_TB.TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.MT_6_TXT_BUFFS

File:  /__w/ctu-can-regression/ctu-can-regression/src/memory_registers/memory_registers.vhd


Current Instance Statement Branch Toggle Expression FSM state Functional Average
CTU_CAN_FD_TB.TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.MT_6_TXT_BUFFS 100.0 % (2/2) N.A. N.A. N.A. N.A. N.A. 100.0 % (2/2)

Details:

The limit of printed items was reached (5000). Total 260336 items are not displayed.


Statement Branch Toggle Expression FSM state Functional

Uncovered statements:

Excluded statements:

Covered statements:

Signal assignment statement on line 655:

655:        mr_tx_priority(6)       <= mr_ctrl_out_i.tx_priority_txt7p; 
Count: 422
Threshold: 1

Signal assignment statement on line 656:

656:        mr_tx_command_txbi(6)   <= mr_ctrl_out_i.tx_command_txb7; 
Count: 488
Threshold: 1

Uncovered branches:

Excluded branches:

Covered branches:

Uncovered toggles:

Excluded toggles:

Covered toggles:

Uncovered expressions:

Excluded expressions:

Covered expressions:

Uncovered FSM states:

Excluded FSM states:

Covered FSM states:

Uncovered functional coverage:

Excluded functional coverage:

Covered functional coverage: