NVC code coverage report

Instance	Statement	Branch	Toggle	Expression	FSM state	Functional	Average
CTU_CAN_FD_TB.TB_TOP_CTU_CAN_FD.DUT.TXT_BUF_COMP_GEN(4).TXT_BUF_EVEN_GEN.TXT_BUFFER_EVEN_INST.TXT_BUFFER_FSM_INST	100.0 % (79/79)	100.0 % (94/94)	100.0 % (70/70)	100.0 % (151/151)	100.0 % (16/16)	N.A.	100.0 % (410/410)

Uncovered statements:

Excluded statements:

Covered statements:

If statement:

175:    transient_state <= '1' when ((curr_state = s_txt_ab_prog) or 
176:                                 (curr_state = s_txt_tx_prog) or 
177:                                 (curr_state = s_txt_ready)) 
178:                          else 
179:                      '0';

Count: 962
Threshold: 1

Signal assignment statement:

175: transient_state <= '1' when ((curr_state = s_txt_ab_prog) or
Count: 484
Threshold: 1

Signal assignment statement:

179: '0';
Count: 478
Threshold: 1

If statement:

181:    go_to_failed <= '1' when ((is_bus_off = '1' and mr_settings_tbfbo = TXTBUF_FAILED_BUS_OFF_ENABLED) or 
182:                              mr_mode_bmm = BMM_ENABLED or 
183:                              mr_mode_rom = ROM_ENABLED) 
184:                        else 
185:                    '0';

Count: 1933
Threshold: 1

Signal assignment statement:

181:    go_to_failed <= '1' when ((is_bus_off = '1' and mr_settings_tbfbo = TXTBUF_FAILED_BUS_OFF_ENABLED) or

Count: 776
Threshold: 1

Signal assignment statement:

185: '0';
Count: 1157
Threshold: 1

If statement:

187:    txtb_hw_cmd_i <= txtb_hw_cmd when (txtb_hw_cmd_cs = '1') 
188:                                 else 
189:                     (others => '0');

Count: 12477
Threshold: 1

Signal assignment statement:

187: txtb_hw_cmd_i <= txtb_hw_cmd when (txtb_hw_cmd_cs = '1')
Count: 903
Threshold: 1

Signal assignment statement:

189: (others => '0');
Count: 11574
Threshold: 1

If statement:

191:    arbl_or_err <= '1' when (txtb_hw_cmd_i.err = '1' or txtb_hw_cmd_i.arbl = '1') else 
192:                   '0';

Count: 436
Threshold: 1

Signal assignment statement:

191: arbl_or_err <= '1' when (txtb_hw_cmd_i.err = '1' or txtb_hw_cmd_i.arbl = '1') else
Count: 53
Threshold: 1

Signal assignment statement:

192: '0';
Count: 383
Threshold: 1

Signal assignment statement:

203: next_state <= curr_state;
Count: 4510
Threshold: 1

Sequential statement:

205:        case curr_state is 
206: 
...
360: 
361:        end case;

Count: 4510
Threshold: 1

If statement:

213:            if (tx_command_txcr_valid = '1') then 
214:                next_state <= s_txt_ready; 
215:            end if;

Count: 2057
Threshold: 1

Signal assignment statement:

214: next_state <= s_txt_ready;
Count: 106
Threshold: 1

If statement:

223:            if (go_to_failed = '1') then 
224:                next_state <= s_txt_failed; 
...
242:                next_state <= s_txt_aborted; 
243:            end if;

Count: 942
Threshold: 1

Signal assignment statement:

224: next_state <= s_txt_failed;
Count: 11
Threshold: 1

Signal assignment statement:

228: next_state <= s_txt_parity_err;
Count: 58
Threshold: 1

If statement:

234:                if (abort_applied = '1') then 
235:                    next_state <= s_txt_ab_prog; 
236:                else 
237:                    next_state <= s_txt_tx_prog; 
238:                end if;

Count: 207
Threshold: 1

Signal assignment statement:

235: next_state <= s_txt_ab_prog;
Count: 1
Threshold: 1

Signal assignment statement:

237: next_state <= s_txt_tx_prog;
Count: 206
Threshold: 1

Signal assignment statement:

242: next_state <= s_txt_aborted;
Count: 30
Threshold: 1

If statement:

251:            if (go_to_failed = '1') then 
252:                next_state <= s_txt_failed; 
...
276:                next_state <= s_txt_ab_prog; 
277:            end if;

Count: 721
Threshold: 1

Signal assignment statement:

252: next_state <= s_txt_failed;
Count: 2
Threshold: 1

Signal assignment statement:

256: next_state <= s_txt_parity_err;
Count: 25
Threshold: 1

Signal assignment statement:

260: next_state <= s_txt_failed;
Count: 46
Threshold: 1

Signal assignment statement:

264: next_state <= s_txt_ok;
Count: 91
Threshold: 1

If statement:

268:                if (abort_applied = '1') then 
269:                    next_state <= s_txt_aborted; 
270:                else 
271:                    next_state <= s_txt_ready; 
272:                end if;

Count: 48
Threshold: 1

Signal assignment statement:

269: next_state <= s_txt_aborted;
Count: 1
Threshold: 1

Signal assignment statement:

271: next_state <= s_txt_ready;
Count: 47
Threshold: 1

Signal assignment statement:

276: next_state <= s_txt_ab_prog;
Count: 30
Threshold: 1

If statement:

285:            if (go_to_failed = '1') then 
286:                next_state <= s_txt_failed; 
...
302:                next_state <= s_txt_aborted; 
303:            end if;

Count: 64
Threshold: 1

Signal assignment statement:

286: next_state <= s_txt_failed;
Count: 1
Threshold: 1

Signal assignment statement:

290: next_state <= s_txt_parity_err;
Count: 3
Threshold: 1

Signal assignment statement:

294: next_state <= s_txt_failed;
Count: 5
Threshold: 1

Signal assignment statement:

298: next_state <= s_txt_ok;
Count: 3
Threshold: 1

Signal assignment statement:

302: next_state <= s_txt_aborted;
Count: 4
Threshold: 1

If statement:

311:            if (tx_command_txcr_valid = '1') then 
312:                next_state <= s_txt_ready; 
...
316:                next_state <= s_txt_empty; 
317:            end if;

Count: 197
Threshold: 1

Signal assignment statement:

312: next_state <= s_txt_ready;
Count: 49
Threshold: 1

Signal assignment statement:

316: next_state <= s_txt_empty;
Count: 5
Threshold: 1

If statement:

325:            if (tx_command_txcr_valid = '1') then 
326:                next_state <= s_txt_ready; 
...
330:                next_state <= s_txt_empty; 
331:            end if;

Count: 138
Threshold: 1

Signal assignment statement:

326: next_state <= s_txt_ready;
Count: 32
Threshold: 1

Signal assignment statement:

330: next_state <= s_txt_empty;
Count: 1
Threshold: 1

If statement:

339:            if (tx_command_txcr_valid = '1') then 
340:                next_state <= s_txt_ready; 
...
344:                next_state <= s_txt_empty; 
345:            end if;

Count: 281
Threshold: 1

Signal assignment statement:

340: next_state <= s_txt_ready;
Count: 70
Threshold: 1

Signal assignment statement:

344: next_state <= s_txt_empty;
Count: 3
Threshold: 1

If statement:

353:            if (tx_command_txcr_valid = '1') then 
354:                next_state <= s_txt_ready; 
...
358:                next_state <= s_txt_empty; 
359:            end if;

Count: 110
Threshold: 1

Signal assignment statement:

354: next_state <= s_txt_ready;
Count: 14
Threshold: 1

Signal assignment statement:

358: next_state <= s_txt_empty;
Count: 13
Threshold: 1

If statement:

368:    txt_fsm_ce <= '1' when (next_state /= curr_state) else 
369:                  '0';

Count: 1990
Threshold: 1

Signal assignment statement:

368: txt_fsm_ce <= '1' when (next_state /= curr_state) else
Count: 913
Threshold: 1

Signal assignment statement:

369: '0';
Count: 1077
Threshold: 1

If statement:

376:        if (res_n = '0') then 
377:            curr_state <= s_txt_empty; 
...
381:            end if; 
382:        end if;

Count: 35370646
Threshold: 1

Signal assignment statement:

377: curr_state <= s_txt_empty;
Count: 760516
Threshold: 1

If statement:

379:            if (txt_fsm_ce = '1') then 
380:                curr_state <= next_state; 
381:            end if;

Count: 17304621
Threshold: 1

Signal assignment statement:

380: curr_state <= next_state;
Count: 721
Threshold: 1

If statement:

389:    txtb_user_accessible <= '0' when ((curr_state = s_txt_ready)   or 
390:                                      (curr_state = s_txt_tx_prog) or 
391:                                      (curr_state = s_txt_ab_prog)) 
392:                                  else 
393:                            '1';

Count: 962
Threshold: 1

Signal assignment statement:

389: txtb_user_accessible <= '0' when ((curr_state = s_txt_ready) or
Count: 484
Threshold: 1

Signal assignment statement:

393: '1';
Count: 478
Threshold: 1

If statement:

396:    txtb_hw_cmd_int <= '1' when (txtb_hw_cmd_i.failed = '1') or  -- Fail transition completely 
397:                                (txtb_hw_cmd_i.valid = '1') or   -- Finish transition OK 
...
406:                           else 
407:                       '0';

Count: 4510
Threshold: 1

Signal assignment statement:

396: txtb_hw_cmd_int <= '1' when (txtb_hw_cmd_i.failed = '1') or -- Fail transition completely
Count: 597
Threshold: 1

Signal assignment statement:

404:                       '1' when (is_bus_off = '1' and next_state = s_txt_failed and

Count: 16
Threshold: 1

Signal assignment statement:

407: '0';
Count: 3897
Threshold: 1

If statement:

411:    txtb_available   <= '1' when ((curr_state = s_txt_ready) and (abort_applied = '0')) 
412:                            else 
413:                        '0';

Count: 1219
Threshold: 1

Signal assignment statement:

411: txtb_available <= '1' when ((curr_state = s_txt_ready) and (abort_applied = '0'))
Count: 263
Threshold: 1

Signal assignment statement:

413: '0';
Count: 956
Threshold: 1

Sequential statement:

416:    with curr_state select txtb_state <= 
417:        TXT_RDY   when s_txt_ready, 
...
423:        TXT_ETY   when s_txt_empty, 
424:        TXT_PER   when s_txt_parity_err;

Count: 962
Threshold: 1

Signal assignment statement:

417: TXT_RDY when s_txt_ready,
Count: 263
Threshold: 1

Signal assignment statement:

418: TXT_TRAN when s_txt_tx_prog,
Count: 206
Threshold: 1

Signal assignment statement:

419: TXT_ABTP when s_txt_ab_prog,
Count: 15
Threshold: 1

Signal assignment statement:

420: TXT_TOK when s_txt_ok,
Count: 94
Threshold: 1

Signal assignment statement:

421: TXT_ERR when s_txt_failed,
Count: 61
Threshold: 1

Signal assignment statement:

422: TXT_ABT when s_txt_aborted,
Count: 34
Threshold: 1

Signal assignment statement:

423: TXT_ETY when s_txt_empty,
Count: 262
Threshold: 1

Signal assignment statement:

424: TXT_PER when s_txt_parity_err;
Count: 27
Threshold: 1

If statement:

432:    txtb_unmask_data_ram <= '1' when (transient_state = '1') 
433:                                else 
434:                            '0';

Count: 762
Threshold: 1

Signal assignment statement:

432: txtb_unmask_data_ram <= '1' when (transient_state = '1')
Count: 216
Threshold: 1

Signal assignment statement:

434: '0';
Count: 546
Threshold: 1

Uncovered branches:

Excluded branches:

Covered branches:

"if" / "when" / "else" condition:

175:    transient_state <= '1' when ((curr_state = s_txt_ab_prog) or 
176:                                 (curr_state = s_txt_tx_prog) or 
177:                                 (curr_state = s_txt_ready))

	Evaluated to	Count	Threshold
Bin	True	484	1
Bin	False	478	1

"if" / "when" / "else" condition:

181:    go_to_failed <= '1' when ((is_bus_off = '1' and mr_settings_tbfbo = TXTBUF_FAILED_BUS_OFF_ENABLED) or 
182:                              mr_mode_bmm = BMM_ENABLED or 
183:                              mr_mode_rom = ROM_ENABLED)

	Evaluated to	Count	Threshold
Bin	True	776	1
Bin	False	1157	1

"if" / "when" / "else" condition:

187: txtb_hw_cmd_i <= txtb_hw_cmd when (txtb_hw_cmd_cs = '1')

	Evaluated to	Count	Threshold
Bin	True	903	1
Bin	False	11574	1

"if" / "when" / "else" condition:

191: arbl_or_err <= '1' when (txtb_hw_cmd_i.err = '1' or txtb_hw_cmd_i.arbl = '1') else

	Evaluated to	Count	Threshold
Bin	True	53	1
Bin	False	383	1

"case" / "with" / "select" choice:

210: when s_txt_empty =>

	Choice of	Count	Threshold
Bin	`s_txt_empty`	2057	1

"if" / "when" / "else" condition:

213: if (tx_command_txcr_valid = '1') then

	Evaluated to	Count	Threshold
Bin	True	106	1
Bin	False	1951	1

"case" / "with" / "select" choice:

220: when s_txt_ready =>

	Choice of	Count	Threshold
Bin	`s_txt_ready`	942	1

"if" / "when" / "else" condition:

223: if (go_to_failed = '1') then

	Evaluated to	Count	Threshold
Bin	True	11	1
Bin	False	931	1

"if" / "when" / "else" condition:

227: elsif (txtb_parity_error_valid = '1') then

	Evaluated to	Count	Threshold
Bin	True	58	1
Bin	False	873	1

"if" / "when" / "else" condition:

231: elsif (txtb_hw_cmd_i.lock = '1') then

	Evaluated to	Count	Threshold
Bin	True	207	1
Bin	False	666	1

"if" / "when" / "else" condition:

234: if (abort_applied = '1') then

	Evaluated to	Count	Threshold
Bin	True	1	1
Bin	False	206	1

"if" / "when" / "else" condition:

241: elsif (abort_or_skipped = '1') then

	Evaluated to	Count	Threshold
Bin	True	30	1
Bin	False	636	1

"case" / "with" / "select" choice:

248: when s_txt_tx_prog =>

	Choice of	Count	Threshold
Bin	`s_txt_tx_prog`	721	1

"if" / "when" / "else" condition:

251: if (go_to_failed = '1') then

	Evaluated to	Count	Threshold
Bin	True	2	1
Bin	False	719	1

"if" / "when" / "else" condition:

255: elsif (txtb_parity_error_valid = '1') then

	Evaluated to	Count	Threshold
Bin	True	25	1
Bin	False	694	1

"if" / "when" / "else" condition:

259: elsif (txtb_hw_cmd_i.failed = '1') then

	Evaluated to	Count	Threshold
Bin	True	46	1
Bin	False	648	1

"if" / "when" / "else" condition:

263: elsif (txtb_hw_cmd_i.valid = '1') then

	Evaluated to	Count	Threshold
Bin	True	91	1
Bin	False	557	1

"if" / "when" / "else" condition:

267: elsif (arbl_or_err = '1') then

	Evaluated to	Count	Threshold
Bin	True	48	1
Bin	False	509	1

"if" / "when" / "else" condition:

268: if (abort_applied = '1') then

	Evaluated to	Count	Threshold
Bin	True	1	1
Bin	False	47	1

"if" / "when" / "else" condition:

275: elsif (abort_applied = '1') then

	Evaluated to	Count	Threshold
Bin	True	30	1
Bin	False	479	1

"case" / "with" / "select" choice:

282: when s_txt_ab_prog =>

	Choice of	Count	Threshold
Bin	`s_txt_ab_prog`	64	1

"if" / "when" / "else" condition:

285: if (go_to_failed = '1') then

	Evaluated to	Count	Threshold
Bin	True	1	1
Bin	False	63	1

"if" / "when" / "else" condition:

289: elsif (txtb_parity_error_valid = '1') then

	Evaluated to	Count	Threshold
Bin	True	3	1
Bin	False	60	1

"if" / "when" / "else" condition:

293: elsif (txtb_hw_cmd_i.failed = '1') then

	Evaluated to	Count	Threshold
Bin	True	5	1
Bin	False	55	1

"if" / "when" / "else" condition:

297: elsif (txtb_hw_cmd_i.valid = '1') then

	Evaluated to	Count	Threshold
Bin	True	3	1
Bin	False	52	1

"if" / "when" / "else" condition:

301: elsif (arbl_or_err = '1') then

	Evaluated to	Count	Threshold
Bin	True	4	1
Bin	False	48	1

"case" / "with" / "select" choice:

308: when s_txt_failed =>

	Choice of	Count	Threshold
Bin	`s_txt_failed`	197	1

"if" / "when" / "else" condition:

311: if (tx_command_txcr_valid = '1') then

	Evaluated to	Count	Threshold
Bin	True	49	1
Bin	False	148	1

"if" / "when" / "else" condition:

315: elsif (tx_command_txce_valid = '1') then

	Evaluated to	Count	Threshold
Bin	True	5	1
Bin	False	143	1

"case" / "with" / "select" choice:

322: when s_txt_aborted =>

	Choice of	Count	Threshold
Bin	`s_txt_aborted`	138	1

"if" / "when" / "else" condition:

325: if (tx_command_txcr_valid = '1') then

	Evaluated to	Count	Threshold
Bin	True	32	1
Bin	False	106	1

"if" / "when" / "else" condition:

329: elsif (tx_command_txce_valid = '1') then

	Evaluated to	Count	Threshold
Bin	True	1	1
Bin	False	105	1

"case" / "with" / "select" choice:

336: when s_txt_ok =>

	Choice of	Count	Threshold
Bin	`s_txt_ok`	281	1

"if" / "when" / "else" condition:

339: if (tx_command_txcr_valid = '1') then

	Evaluated to	Count	Threshold
Bin	True	70	1
Bin	False	211	1

"if" / "when" / "else" condition:

343: elsif (tx_command_txce_valid = '1') then

	Evaluated to	Count	Threshold
Bin	True	3	1
Bin	False	208	1

"case" / "with" / "select" choice:

350: when s_txt_parity_err =>

	Choice of	Count	Threshold
Bin	`s_txt_parity_err`	110	1

"if" / "when" / "else" condition:

353: if (tx_command_txcr_valid = '1') then

	Evaluated to	Count	Threshold
Bin	True	14	1
Bin	False	96	1

"if" / "when" / "else" condition:

357: elsif (tx_command_txce_valid = '1') then

	Evaluated to	Count	Threshold
Bin	True	13	1
Bin	False	83	1

"if" / "when" / "else" condition:

368: txt_fsm_ce <= '1' when (next_state /= curr_state) else

	Evaluated to	Count	Threshold
Bin	True	913	1
Bin	False	1077	1

"if" / "when" / "else" condition:

376: if (res_n = '0') then

	Evaluated to	Count	Threshold
Bin	True	760516	1
Bin	False	34610130	1

"if" / "when" / "else" condition:

378: elsif (rising_edge(clk_sys)) then

	Evaluated to	Count	Threshold
Bin	True	17304621	1
Bin	False	17305509	1

"if" / "when" / "else" condition:

379: if (txt_fsm_ce = '1') then

	Evaluated to	Count	Threshold
Bin	True	721	1
Bin	False	17303900	1

"if" / "when" / "else" condition:

389:    txtb_user_accessible <= '0' when ((curr_state = s_txt_ready)   or 
390:                                      (curr_state = s_txt_tx_prog) or 
391:                                      (curr_state = s_txt_ab_prog))

	Evaluated to	Count	Threshold
Bin	True	484	1
Bin	False	478	1

"if" / "when" / "else" condition:

396:    txtb_hw_cmd_int <= '1' when (txtb_hw_cmd_i.failed = '1') or  -- Fail transition completely 
397:                                (txtb_hw_cmd_i.valid = '1') or   -- Finish transition OK 
398:                                ((txtb_hw_cmd_i.arbl = '1' or 
399:                                  txtb_hw_cmd_i.err = '1') and 
400:                                 (curr_state = s_txt_ab_prog))   -- Not failed completely, but already in

	Evaluated to	Count	Threshold
Bin	True	597	1
Bin	False	3913	1

"if" / "when" / "else" condition:

404:                       '1' when (is_bus_off = '1' and next_state = s_txt_failed and 
405:                                 transient_state = '1')

	Evaluated to	Count	Threshold
Bin	True	16	1
Bin	False	3897	1

"if" / "when" / "else" condition:

411: txtb_available <= '1' when ((curr_state = s_txt_ready) and (abort_applied = '0'))

	Evaluated to	Count	Threshold
Bin	True	263	1
Bin	False	956	1

"case" / "with" / "select" choice:

417: TXT_RDY when s_txt_ready,

	Choice of	Count	Threshold
Bin	`s_txt_ready`	263	1

"case" / "with" / "select" choice:

418: TXT_TRAN when s_txt_tx_prog,

	Choice of	Count	Threshold
Bin	`s_txt_tx_prog`	206	1

"case" / "with" / "select" choice:

419: TXT_ABTP when s_txt_ab_prog,

	Choice of	Count	Threshold
Bin	`s_txt_ab_prog`	15	1

"case" / "with" / "select" choice:

420: TXT_TOK when s_txt_ok,

	Choice of	Count	Threshold
Bin	`s_txt_ok`	94	1

"case" / "with" / "select" choice:

421: TXT_ERR when s_txt_failed,

	Choice of	Count	Threshold
Bin	`s_txt_failed`	61	1

"case" / "with" / "select" choice:

422: TXT_ABT when s_txt_aborted,

	Choice of	Count	Threshold
Bin	`s_txt_aborted`	34	1

"case" / "with" / "select" choice:

423: TXT_ETY when s_txt_empty,

	Choice of	Count	Threshold
Bin	`s_txt_empty`	262	1

"case" / "with" / "select" choice:

424: TXT_PER when s_txt_parity_err;

	Choice of	Count	Threshold
Bin	`s_txt_parity_err`	27	1

"if" / "when" / "else" condition:

432: txtb_unmask_data_ram <= '1' when (transient_state = '1')

	Evaluated to	Count	Threshold
Bin	True	216	1
Bin	False	546	1

Uncovered toggles:

Excluded toggles:

Covered toggles:

Port:

CLK_SYS

	From	To	Count	Threshold
Bin	0	1	17684435	1
Bin	1	0	17684600	1

Port:

RES_N

	From	To	Count	Threshold
Bin	0	1	723	1
Bin	1	0	723	1

Port:

MR_MODE_BMM

	From	To	Count	Threshold
Bin	0	1	3	1
Bin	1	0	168	1

Port:

MR_MODE_ROM

	From	To	Count	Threshold
Bin	0	1	8	1
Bin	1	0	173	1

Port:

MR_SETTINGS_TBFBO

	From	To	Count	Threshold
Bin	0	1	199	1
Bin	1	0	34	1

Port:

TX_COMMAND_TXCE_VALID

	From	To	Count	Threshold
Bin	0	1	24	1
Bin	1	0	189	1

Port:

TX_COMMAND_TXCR_VALID

	From	To	Count	Threshold
Bin	0	1	271	1
Bin	1	0	436	1

Port:

ABORT_APPLIED

	From	To	Count	Threshold
Bin	0	1	46	1
Bin	1	0	211	1

Port:

ABORT_OR_SKIPPED

	From	To	Count	Threshold
Bin	0	1	46	1
Bin	1	0	211	1

Port:

TXTB_HW_CMD.LOCK

	From	To	Count	Threshold
Bin	0	1	2959	1
Bin	1	0	3124	1

Port:

TXTB_HW_CMD.VALID

	From	To	Count	Threshold
Bin	0	1	1153	1
Bin	1	0	1318	1

Port:

TXTB_HW_CMD.ERR

	From	To	Count	Threshold
Bin	0	1	403	1
Bin	1	0	568	1

Port:

TXTB_HW_CMD.ARBL

	From	To	Count	Threshold
Bin	0	1	17	1
Bin	1	0	182	1

Port:

TXTB_HW_CMD.FAILED

	From	To	Count	Threshold
Bin	0	1	1384	1
Bin	1	0	1549	1

Port:

TXTB_HW_CMD_CS

	From	To	Count	Threshold
Bin	0	1	75	1
Bin	1	0	240	1

Port:

IS_BUS_OFF

	From	To	Count	Threshold
Bin	0	1	758	1
Bin	1	0	758	1

Port:

TXTB_PARITY_ERROR_VALID

	From	To	Count	Threshold
Bin	0	1	95	1
Bin	1	0	260	1

Port:

TXTB_USER_ACCESSIBLE

	From	To	Count	Threshold
Bin	0	1	381	1
Bin	1	0	216	1

Port:

TXTB_ALLOW_BB

	From	To	Count	Threshold
Bin	0	1	216	1
Bin	1	0	381	1

Port:

TXTB_HW_CMD_INT

	From	To	Count	Threshold
Bin	0	1	166	1
Bin	1	0	331	1

Port:

TXTB_STATE(3)

	From	To	Count	Threshold
Bin	0	1	274	1
Bin	1	0	109	1

Port:

TXTB_STATE(2)

	From	To	Count	Threshold
Bin	0	1	189	1
Bin	1	0	354	1

Port:

TXTB_STATE(1)

	From	To	Count	Threshold
Bin	0	1	245	1
Bin	1	0	410	1

Port:

TXTB_STATE(0)

	From	To	Count	Threshold
Bin	0	1	242	1
Bin	1	0	407	1

Port:

TXTB_AVAILABLE

	From	To	Count	Threshold
Bin	0	1	263	1
Bin	1	0	428	1

Port:

TXTB_UNMASK_DATA_RAM

	From	To	Count	Threshold
Bin	0	1	216	1
Bin	1	0	381	1

Signal:

TXT_FSM_CE

	From	To	Count	Threshold
Bin	0	1	912	1
Bin	1	0	1077	1

Signal:

GO_TO_FAILED

	From	To	Count	Threshold
Bin	0	1	751	1
Bin	1	0	751	1

Signal:

TRANSIENT_STATE

	From	To	Count	Threshold
Bin	0	1	216	1
Bin	1	0	381	1

Port:

TXTB_HW_CMD_I.LOCK

	From	To	Count	Threshold
Bin	0	1	207	1
Bin	1	0	372	1

Port:

TXTB_HW_CMD_I.VALID

	From	To	Count	Threshold
Bin	0	1	94	1
Bin	1	0	259	1

Port:

TXTB_HW_CMD_I.ERR

	From	To	Count	Threshold
Bin	0	1	52	1
Bin	1	0	217	1

Port:

TXTB_HW_CMD_I.ARBL

	From	To	Count	Threshold
Bin	0	1	1	1
Bin	1	0	166	1

Port:

TXTB_HW_CMD_I.FAILED

	From	To	Count	Threshold
Bin	0	1	60	1
Bin	1	0	225	1

Signal:

ARBL_OR_ERR

	From	To	Count	Threshold
Bin	0	1	53	1
Bin	1	0	218	1

Uncovered expressions:

Excluded expressions:

Covered expressions:

"=" expression

175: transient_state <= '1' when ((curr_state = s_txt_ab_prog) or

	Evaluated to	Count	Threshold
Bin	False	947	1
Bin	True	15	1

"=" expression

176: (curr_state = s_txt_tx_prog) or

	Evaluated to	Count	Threshold
Bin	False	756	1
Bin	True	206	1

"or" expression

175:    transient_state <= '1' when ((curr_state = s_txt_ab_prog) or 
176:                                 (curr_state = s_txt_tx_prog) or

	LHS	RHS	Count	Threshold
Bin	False	False	741	1
Bin	False	True	206	1
Bin	True	False	15	1

"=" expression

177: (curr_state = s_txt_ready))

	Evaluated to	Count	Threshold
Bin	False	699	1
Bin	True	263	1

"or" expression

175:    transient_state <= '1' when ((curr_state = s_txt_ab_prog) or 
176:                                 (curr_state = s_txt_tx_prog) or 
177:                                 (curr_state = s_txt_ready))

	LHS	RHS	Count	Threshold
Bin	False	False	478	1
Bin	False	True	263	1
Bin	True	False	221	1

"=" expression

181:    go_to_failed <= '1' when ((is_bus_off = '1' and mr_settings_tbfbo = TXTBUF_FAILED_BUS_OFF_ENABLED) or

	Evaluated to	Count	Threshold
Bin	False	964	1
Bin	True	969	1

"=" expression

181:    go_to_failed <= '1' when ((is_bus_off = '1' and mr_settings_tbfbo = TXTBUF_FAILED_BUS_OFF_ENABLED) or

	Evaluated to	Count	Threshold
Bin	False	579	1
Bin	True	1354	1

"and" expression

181:    go_to_failed <= '1' when ((is_bus_off = '1' and mr_settings_tbfbo = TXTBUF_FAILED_BUS_OFF_ENABLED) or 
                                   <-----LHS------>     <----------------------RHS---------------------->

	LHS	RHS	Count	Threshold
Bin	False	True	594	1
Bin	True	False	209	1
Bin	True	True	760	1

"=" expression

182: mr_mode_bmm = BMM_ENABLED or

	Evaluated to	Count	Threshold
Bin	False	1923	1
Bin	True	10	1

"or" expression

181:    go_to_failed <= '1' when ((is_bus_off = '1' and mr_settings_tbfbo = TXTBUF_FAILED_BUS_OFF_ENABLED) or 
182:                              mr_mode_bmm = BMM_ENABLED or

	LHS	RHS	Count	Threshold
Bin	False	False	1165	1
Bin	False	True	8	1
Bin	True	False	758	1

"=" expression

183: mr_mode_rom = ROM_ENABLED)

	Evaluated to	Count	Threshold
Bin	False	1918	1
Bin	True	15	1

"or" expression

181:    go_to_failed <= '1' when ((is_bus_off = '1' and mr_settings_tbfbo = TXTBUF_FAILED_BUS_OFF_ENABLED) or 
182:                              mr_mode_bmm = BMM_ENABLED or 
183:                              mr_mode_rom = ROM_ENABLED)

	LHS	RHS	Count	Threshold
Bin	False	False	1157	1
Bin	False	True	8	1
Bin	True	False	761	1

"=" expression

187: txtb_hw_cmd_i <= txtb_hw_cmd when (txtb_hw_cmd_cs = '1')

	Evaluated to	Count	Threshold
Bin	False	11574	1
Bin	True	903	1

"=" expression

191: arbl_or_err <= '1' when (txtb_hw_cmd_i.err = '1' or txtb_hw_cmd_i.arbl = '1') else

	Evaluated to	Count	Threshold
Bin	False	384	1
Bin	True	52	1

"=" expression

191: arbl_or_err <= '1' when (txtb_hw_cmd_i.err = '1' or txtb_hw_cmd_i.arbl = '1') else

	Evaluated to	Count	Threshold
Bin	False	435	1
Bin	True	1	1

"or" expression

191:    arbl_or_err <= '1' when (txtb_hw_cmd_i.err = '1' or txtb_hw_cmd_i.arbl = '1') else 
                                 <---------LHS--------->    <---------RHS---------->

	LHS	RHS	Count	Threshold
Bin	False	False	383	1
Bin	False	True	1	1
Bin	True	False	52	1

"=" expression

213: if (tx_command_txcr_valid = '1') then

	Evaluated to	Count	Threshold
Bin	False	1951	1
Bin	True	106	1

"=" expression

223: if (go_to_failed = '1') then

	Evaluated to	Count	Threshold
Bin	False	931	1
Bin	True	11	1

"=" expression

227: elsif (txtb_parity_error_valid = '1') then

	Evaluated to	Count	Threshold
Bin	False	873	1
Bin	True	58	1

"=" expression

231: elsif (txtb_hw_cmd_i.lock = '1') then

	Evaluated to	Count	Threshold
Bin	False	666	1
Bin	True	207	1

"=" expression

234: if (abort_applied = '1') then

	Evaluated to	Count	Threshold
Bin	False	206	1
Bin	True	1	1

"=" expression

241: elsif (abort_or_skipped = '1') then

	Evaluated to	Count	Threshold
Bin	False	636	1
Bin	True	30	1

"=" expression

251: if (go_to_failed = '1') then

	Evaluated to	Count	Threshold
Bin	False	719	1
Bin	True	2	1

"=" expression

255: elsif (txtb_parity_error_valid = '1') then

	Evaluated to	Count	Threshold
Bin	False	694	1
Bin	True	25	1

"=" expression

259: elsif (txtb_hw_cmd_i.failed = '1') then

	Evaluated to	Count	Threshold
Bin	False	648	1
Bin	True	46	1

"=" expression

263: elsif (txtb_hw_cmd_i.valid = '1') then

	Evaluated to	Count	Threshold
Bin	False	557	1
Bin	True	91	1

"=" expression

267: elsif (arbl_or_err = '1') then

	Evaluated to	Count	Threshold
Bin	False	509	1
Bin	True	48	1

"=" expression

268: if (abort_applied = '1') then

	Evaluated to	Count	Threshold
Bin	False	47	1
Bin	True	1	1

"=" expression

275: elsif (abort_applied = '1') then

	Evaluated to	Count	Threshold
Bin	False	479	1
Bin	True	30	1

"=" expression

285: if (go_to_failed = '1') then

	Evaluated to	Count	Threshold
Bin	False	63	1
Bin	True	1	1

"=" expression

289: elsif (txtb_parity_error_valid = '1') then

	Evaluated to	Count	Threshold
Bin	False	60	1
Bin	True	3	1

"=" expression

293: elsif (txtb_hw_cmd_i.failed = '1') then

	Evaluated to	Count	Threshold
Bin	False	55	1
Bin	True	5	1

"=" expression

297: elsif (txtb_hw_cmd_i.valid = '1') then

	Evaluated to	Count	Threshold
Bin	False	52	1
Bin	True	3	1

"=" expression

301: elsif (arbl_or_err = '1') then

	Evaluated to	Count	Threshold
Bin	False	48	1
Bin	True	4	1

"=" expression

311: if (tx_command_txcr_valid = '1') then

	Evaluated to	Count	Threshold
Bin	False	148	1
Bin	True	49	1

"=" expression

315: elsif (tx_command_txce_valid = '1') then

	Evaluated to	Count	Threshold
Bin	False	143	1
Bin	True	5	1

"=" expression

325: if (tx_command_txcr_valid = '1') then

	Evaluated to	Count	Threshold
Bin	False	106	1
Bin	True	32	1

"=" expression

329: elsif (tx_command_txce_valid = '1') then

	Evaluated to	Count	Threshold
Bin	False	105	1
Bin	True	1	1

"=" expression

339: if (tx_command_txcr_valid = '1') then

	Evaluated to	Count	Threshold
Bin	False	211	1
Bin	True	70	1

"=" expression

343: elsif (tx_command_txce_valid = '1') then

	Evaluated to	Count	Threshold
Bin	False	208	1
Bin	True	3	1

"=" expression

353: if (tx_command_txcr_valid = '1') then

	Evaluated to	Count	Threshold
Bin	False	96	1
Bin	True	14	1

"=" expression

357: elsif (tx_command_txce_valid = '1') then

	Evaluated to	Count	Threshold
Bin	False	83	1
Bin	True	13	1

"/=" expression

368: txt_fsm_ce <= '1' when (next_state /= curr_state) else

	Evaluated to	Count	Threshold
Bin	False	1077	1
Bin	True	913	1

"=" expression

376: if (res_n = '0') then

	Evaluated to	Count	Threshold
Bin	False	34610130	1
Bin	True	760516	1

"=" expression

379: if (txt_fsm_ce = '1') then

	Evaluated to	Count	Threshold
Bin	False	17303900	1
Bin	True	721	1

"=" expression

389: txtb_user_accessible <= '0' when ((curr_state = s_txt_ready) or

	Evaluated to	Count	Threshold
Bin	False	699	1
Bin	True	263	1

"=" expression

390: (curr_state = s_txt_tx_prog) or

	Evaluated to	Count	Threshold
Bin	False	756	1
Bin	True	206	1

"or" expression

389:    txtb_user_accessible <= '0' when ((curr_state = s_txt_ready)   or 
390:                                      (curr_state = s_txt_tx_prog) or

	LHS	RHS	Count	Threshold
Bin	False	False	493	1
Bin	False	True	206	1
Bin	True	False	263	1

"=" expression

391: (curr_state = s_txt_ab_prog))

	Evaluated to	Count	Threshold
Bin	False	947	1
Bin	True	15	1

"or" expression

389:    txtb_user_accessible <= '0' when ((curr_state = s_txt_ready)   or 
390:                                      (curr_state = s_txt_tx_prog) or 
391:                                      (curr_state = s_txt_ab_prog))

	LHS	RHS	Count	Threshold
Bin	False	False	478	1
Bin	False	True	15	1
Bin	True	False	469	1

"=" expression

396: txtb_hw_cmd_int <= '1' when (txtb_hw_cmd_i.failed = '1') or -- Fail transition completely

	Evaluated to	Count	Threshold
Bin	False	4297	1
Bin	True	213	1

"=" expression

397:                                (txtb_hw_cmd_i.valid = '1') or   -- Finish transition OK

	Evaluated to	Count	Threshold
Bin	False	4134	1
Bin	True	376	1

"or" expression

396:    txtb_hw_cmd_int <= '1' when (txtb_hw_cmd_i.failed = '1') or  -- Fail transition completely 
397:                                (txtb_hw_cmd_i.valid = '1') or   -- Finish transition OK

	LHS	RHS	Count	Threshold
Bin	False	False	3921	1
Bin	False	True	376	1
Bin	True	False	213	1

"=" expression

398: ((txtb_hw_cmd_i.arbl = '1' or

	Evaluated to	Count	Threshold
Bin	False	4506	1
Bin	True	4	1

"=" expression

399: txtb_hw_cmd_i.err = '1') and

	Evaluated to	Count	Threshold
Bin	False	4349	1
Bin	True	161	1

"or" expression

398:                                ((txtb_hw_cmd_i.arbl = '1' or 
399:                                  txtb_hw_cmd_i.err = '1') and

	LHS	RHS	Count	Threshold
Bin	False	False	4345	1
Bin	False	True	161	1
Bin	True	False	4	1

"=" expression

400:                                 (curr_state = s_txt_ab_prog))   -- Not failed completely, but already in

	Evaluated to	Count	Threshold
Bin	False	4468	1
Bin	True	42	1

"and" expression

398:                                ((txtb_hw_cmd_i.arbl = '1' or 
399:                                  txtb_hw_cmd_i.err = '1') and 
400:                                 (curr_state = s_txt_ab_prog))   -- Not failed completely, but already in

	LHS	RHS	Count	Threshold
Bin	False	True	34	1
Bin	True	False	157	1
Bin	True	True	8	1

"or" expression

396:    txtb_hw_cmd_int <= '1' when (txtb_hw_cmd_i.failed = '1') or  -- Fail transition completely 
397:                                (txtb_hw_cmd_i.valid = '1') or   -- Finish transition OK 
398:                                ((txtb_hw_cmd_i.arbl = '1' or 
399:                                  txtb_hw_cmd_i.err = '1') and 
400:                                 (curr_state = s_txt_ab_prog))   -- Not failed completely, but already in

	LHS	RHS	Count	Threshold
Bin	False	False	3913	1
Bin	False	True	8	1
Bin	True	False	589	1

"=" expression

404:                       '1' when (is_bus_off = '1' and next_state = s_txt_failed and

	Evaluated to	Count	Threshold
Bin	False	3107	1
Bin	True	806	1

"=" expression

404:                       '1' when (is_bus_off = '1' and next_state = s_txt_failed and

	Evaluated to	Count	Threshold
Bin	False	3775	1
Bin	True	138	1

"and" expression

404:                       '1' when (is_bus_off = '1' and next_state = s_txt_failed and 
                                     <-----LHS------>     <----------RHS---------->

	LHS	RHS	Count	Threshold
Bin	False	True	102	1
Bin	True	False	770	1
Bin	True	True	36	1

"=" expression

405: transient_state = '1')

	Evaluated to	Count	Threshold
Bin	False	2803	1
Bin	True	1110	1

"and" expression

404:                       '1' when (is_bus_off = '1' and next_state = s_txt_failed and 
405:                                 transient_state = '1')

	LHS	RHS	Count	Threshold
Bin	False	True	1094	1
Bin	True	False	20	1
Bin	True	True	16	1

"=" expression

411: txtb_available <= '1' when ((curr_state = s_txt_ready) and (abort_applied = '0'))

	Evaluated to	Count	Threshold
Bin	False	926	1
Bin	True	293	1

"=" expression

411: txtb_available <= '1' when ((curr_state = s_txt_ready) and (abort_applied = '0'))

	Evaluated to	Count	Threshold
Bin	False	256	1
Bin	True	963	1

"and" expression

411:    txtb_available   <= '1' when ((curr_state = s_txt_ready) and (abort_applied = '0')) 
                                       <---------LHS---------->       <-------RHS------->

	LHS	RHS	Count	Threshold
Bin	False	True	700	1
Bin	True	False	30	1
Bin	True	True	263	1

"=" expression

432: txtb_unmask_data_ram <= '1' when (transient_state = '1')

	Evaluated to	Count	Threshold
Bin	False	546	1
Bin	True	216	1

	State	Count	Threshold
Bin	S_TXT_EMPTY	272	1
Bin	S_TXT_READY	358	1
Bin	S_TXT_TX_PROG	225	1
Bin	S_TXT_AB_PROG	16	1
Bin	S_TXT_OK	113	1
Bin	S_TXT_FAILED	85	1
Bin	S_TXT_ABORTED	36	1
Bin	S_TXT_PARITY_ERR	88	1

Instance: CTU_CAN_FD_TB.TB_TOP_CTU_CAN_FD.DUT.TXT_BUF_COMP_GEN(4).TXT_BUF_EVEN_GEN.TXT_BUFFER_EVEN_INST.TXT_BUFFER_FSM_INST

File: /__w/ctu-can-regression/ctu-can-regression/src/txt_buffer/txt_buffer_fsm.vhd

Sub-instances:

Current Instance:

Details:

The limit of printed items was reached (5000). Total 261615 items are not displayed.

Uncovered statements:

Excluded statements:

Covered statements:

If statement:

Signal assignment statement:

Signal assignment statement:

If statement:

Signal assignment statement:

Signal assignment statement:

If statement:

Signal assignment statement:

Signal assignment statement:

If statement:

Signal assignment statement:

Signal assignment statement:

Signal assignment statement:

Sequential statement:

If statement:

Signal assignment statement:

If statement:

Signal assignment statement:

Signal assignment statement:

If statement:

Signal assignment statement:

Signal assignment statement:

Signal assignment statement:

If statement:

Signal assignment statement:

Signal assignment statement:

Signal assignment statement:

Signal assignment statement:

If statement:

Signal assignment statement:

Signal assignment statement:

Signal assignment statement:

If statement:

Signal assignment statement:

Signal assignment statement:

Signal assignment statement:

Signal assignment statement:

Signal assignment statement:

If statement:

Signal assignment statement:

Signal assignment statement:

If statement:

Signal assignment statement:

Signal assignment statement:

If statement:

Signal assignment statement:

Signal assignment statement:

If statement:

Signal assignment statement:

Signal assignment statement:

If statement:

Signal assignment statement:

Signal assignment statement:

If statement:

Signal assignment statement:

If statement:

Signal assignment statement:

If statement:

Signal assignment statement:

Signal assignment statement:

If statement:

Signal assignment statement:

Signal assignment statement:

Signal assignment statement:

If statement:

Signal assignment statement:

Signal assignment statement:

Sequential statement:

Signal assignment statement:

Signal assignment statement:

Signal assignment statement: