NVC code coverage report

Instance	Statement	Branch	Toggle	Expression	FSM state	Functional	Average
BIT_GEN(0)	100.0 % (4/4)	100.0 % (6/6)	N.A.	100.0 % (4/4)	N.A.	N.A.	100.0 % (14/14)
BIT_GEN(1)	100.0 % (4/4)	100.0 % (6/6)	N.A.	100.0 % (4/4)	N.A.	N.A.	100.0 % (14/14)
BIT_GEN(2)	100.0 % (4/4)	100.0 % (6/6)	N.A.	100.0 % (4/4)	N.A.	N.A.	100.0 % (14/14)
BIT_GEN(3)	100.0 % (4/4)	100.0 % (6/6)	N.A.	100.0 % (4/4)	N.A.	N.A.	100.0 % (14/14)
BIT_GEN(4)	100.0 % (4/4)	100.0 % (6/6)	N.A.	100.0 % (4/4)	N.A.	N.A.	100.0 % (14/14)
BIT_GEN(5)	100.0 % (4/4)	100.0 % (6/6)	N.A.	100.0 % (4/4)	N.A.	N.A.	100.0 % (14/14)
BIT_GEN(6)	100.0 % (4/4)	100.0 % (6/6)	N.A.	100.0 % (4/4)	N.A.	N.A.	100.0 % (14/14)
BIT_GEN(7)	100.0 % (4/4)	100.0 % (6/6)	N.A.	100.0 % (4/4)	N.A.	N.A.	100.0 % (14/14)

Instance	Statement	Branch	Toggle	Expression	FSM state	Functional	Average
CTU_CAN_FD_TB.TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.TEST_REGISTERS_GEN_TRUE.TEST_REGISTERS_REG_MAP_COMP.TST_WDATA_TST_WDATA_SLICE_4_REG_COMP	100.0 % (1/1)	N.A.	100.0 % (60/60)	100.0 % (6/6)	N.A.	N.A.	100.0 % (67/67)

Uncovered statements:

Excluded statements:

Covered statements:

Signal assignment statement:

145: wr_en <= write and cs and (not lock);
Count: 529645
Threshold: 1

Uncovered branches:

Excluded branches:

Covered branches:

Uncovered toggles:

Excluded toggles:

Covered toggles:

Port:

CLK_SYS

	From	To	Count	Threshold
Bin	0	1	13267459	1
Bin	1	0	13269059	1

Port:

RES_N

	From	To	Count	Threshold
Bin	0	1	9642	1
Bin	1	0	8042	1

Port:

DATA_IN(7)

	From	To	Count	Threshold
Bin	0	1	61362	1
Bin	1	0	1028483	1

Port:

DATA_IN(6)

	From	To	Count	Threshold
Bin	0	1	67108	1
Bin	1	0	1022737	1

Port:

DATA_IN(5)

	From	To	Count	Threshold
Bin	0	1	63097	1
Bin	1	0	1026748	1

Port:

DATA_IN(4)

	From	To	Count	Threshold
Bin	0	1	91439	1
Bin	1	0	998406	1

Port:

DATA_IN(3)

	From	To	Count	Threshold
Bin	0	1	79643	1
Bin	1	0	1010202	1

Port:

DATA_IN(2)

	From	To	Count	Threshold
Bin	0	1	76527	1
Bin	1	0	1013318	1

Port:

DATA_IN(1)

	From	To	Count	Threshold
Bin	0	1	88276	1
Bin	1	0	1001569	1

Port:

DATA_IN(0)

	From	To	Count	Threshold
Bin	0	1	78188	1
Bin	1	0	1011657	1

Port:

WRITE

	From	To	Count	Threshold
Bin	0	1	219247	1
Bin	1	0	220847	1

Port:

CS

	From	To	Count	Threshold
Bin	0	1	41349	1
Bin	1	0	42949	1

Port:

LOCK

	From	To	Count	Threshold
Bin	0	1	2626	1
Bin	1	0	1027	1

Port:

REG_VALUE(7)

	From	To	Count	Threshold
Bin	0	1	1535	1
Bin	1	0	3135	1

Port:

REG_VALUE(6)

	From	To	Count	Threshold
Bin	0	1	1484	1
Bin	1	0	3084	1

Port:

REG_VALUE(5)

	From	To	Count	Threshold
Bin	0	1	1491	1
Bin	1	0	3091	1

Port:

REG_VALUE(4)

	From	To	Count	Threshold
Bin	0	1	1631	1
Bin	1	0	3231	1

Port:

REG_VALUE(3)

	From	To	Count	Threshold
Bin	0	1	1645	1
Bin	1	0	3245	1

Port:

REG_VALUE(2)

	From	To	Count	Threshold
Bin	0	1	1629	1
Bin	1	0	3229	1

Port:

REG_VALUE(1)

	From	To	Count	Threshold
Bin	0	1	1641	1
Bin	1	0	3241	1

Port:

REG_VALUE(0)

	From	To	Count	Threshold
Bin	0	1	1713	1
Bin	1	0	3313	1

Signal:

REG_VALUE_R(7)

	From	To	Count	Threshold
Bin	0	1	2784	1
Bin	1	0	5189	1

Signal:

REG_VALUE_R(6)

	From	To	Count	Threshold
Bin	0	1	2885	1
Bin	1	0	5088	1

Signal:

REG_VALUE_R(5)

	From	To	Count	Threshold
Bin	0	1	2960	1
Bin	1	0	5013	1

Signal:

REG_VALUE_R(4)

	From	To	Count	Threshold
Bin	0	1	3046	1
Bin	1	0	4927	1

Signal:

REG_VALUE_R(3)

	From	To	Count	Threshold
Bin	0	1	2925	1
Bin	1	0	5048	1

Signal:

REG_VALUE_R(2)

	From	To	Count	Threshold
Bin	0	1	2973	1
Bin	1	0	5000	1

Signal:

REG_VALUE_R(1)

	From	To	Count	Threshold
Bin	0	1	3067	1
Bin	1	0	4906	1

Signal:

REG_VALUE_R(0)

	From	To	Count	Threshold
Bin	0	1	3054	1
Bin	1	0	4919	1

Signal:

WR_EN

	From	To	Count	Threshold
Bin	0	1	32319	1
Bin	1	0	33919	1

Uncovered expressions:

Excluded expressions:

Covered expressions:

"and" expression

145:    wr_en <= write and cs and (not lock); 
                 <LHS>    RHS

	LHS	RHS	Count	Threshold
Bin	'0'	'1'	41349	1
Bin	'1'	'0'	219247	1
Bin	'1'	'1'	41339	1

"and" expression

145:    wr_en <= write and cs and (not lock); 
                 <---LHS---->      <-RHS-->

	LHS	RHS	Count	Threshold
Bin	'0'	'1'	346900	1
Bin	'1'	'0'	9020	1
Bin	'1'	'1'	32319	1

Instance: CTU_CAN_FD_TB.TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.TEST_REGISTERS_GEN_TRUE.TEST_REGISTERS_REG_MAP_COMP.TST_WDATA_TST_WDATA_SLICE_4_REG_COMP

File: /__w/ctu-can-regression/ctu-can-regression/src/memory_registers/generated/memory_reg_rw_lock.vhd

Sub-instances:

Current Instance:

Details:

The limit of printed items was reached (5000). Total 261615 items are not displayed.

Uncovered statements:

Excluded statements:

Covered statements:

Signal assignment statement:

Uncovered branches:

Excluded branches:

Covered branches:

Uncovered toggles:

Excluded toggles:

Covered toggles:

Port:

Port:

Port:

Port:

Port:

Port:

Port:

Port:

Port:

Port:

Port:

Port:

Port:

Port:

Port:

Port:

Port:

Port:

Port:

Port:

Port:

Signal:

Signal:

Signal:

Signal:

Signal:

Signal:

Signal:

Signal:

Signal:

Uncovered expressions:

Excluded expressions:

Covered expressions:

"and" expression

"and" expression

Uncovered FSM states:

Excluded FSM states:

Covered FSM states:

Uncovered functional coverage:

Excluded functional coverage:

Covered functional coverage: