NVC code coverage report

Instance	Statement	Branch	Toggle	Expression	FSM state	Functional	Average
CTU_CAN_FD_TB.TB_TOP_CTU_CAN_FD.DUT.RX_BUFFER_INST.RX_BUFFER_FSM_INST.ASSERTIONS_BLOCK	100.0 % (1/1)	N.A.	100.0 % (8/8)	N.A.	N.A.	100.0 % (3/3)	100.0 % (12/12)

Uncovered statements:

Excluded statements:

Covered statements:

Signal assignment statement:

391: cmd_join <= store_metadata_f & store_data_f & rec_valid_f & rec_abort_f;
Count: 316258
Threshold: 1

Uncovered branches:

Excluded branches:

Covered branches:

Uncovered toggles:

Excluded toggles:

Covered toggles:

Signal:

CMD_JOIN(3)

	From	To	Count	Threshold
Bin	0	1	26358	1
Bin	1	0	27958	1

Signal:

CMD_JOIN(2)

	From	To	Count	Threshold
Bin	0	1	86336	1
Bin	1	0	87936	1

Signal:

CMD_JOIN(1)

	From	To	Count	Threshold
Bin	0	1	13021	1
Bin	1	0	14621	1

Signal:

CMD_JOIN(0)

	From	To	Count	Threshold
Bin	0	1	30820	1
Bin	1	0	32420	1

Uncovered expressions:

Excluded expressions:

Covered expressions:

Uncovered FSM states:

Excluded FSM states:

Covered FSM states:

Uncovered functional coverage:

Excluded functional coverage:

Covered functional coverage:

PSL cover point:

434:        -- psl store_metadata_and_rec_abort_back_to_back_cov : cover 
435:        --  {mr_mode_erfm = ERFM_ENABLED and rec_abort_f = '1' and curr_state = s_rxb_store_frame_format} 
436:        --  report "rec_abort_f = 1 and curr_state = s_rxb_store_frame_format";

Count: 5
Threshold: 1

PSL cover point:

438:        -- psl rec_abort_in_idle_cov : cover 
439:        --  {mr_mode_erfm = ERFM_ENABLED and rec_abort_f = '1' and curr_state = s_rxb_idle} 
440:        --  report "rec_abort_f = 1 and curr_state = s_rxb_idle";

Count: 317
Threshold: 1

PSL cover point:

442:        -- psl rec_abort_in_store_data_cov : cover 
443:        --  {mr_mode_erfm = ERFM_ENABLED and rec_abort_f = '1' and curr_state = s_rxb_store_data} 
444:        --  report "rec_abort_f = 1 and curr_state = s_rxb_store_data";

Count: 15
Threshold: 1

Instance: CTU_CAN_FD_TB.TB_TOP_CTU_CAN_FD.DUT.RX_BUFFER_INST.RX_BUFFER_FSM_INST.ASSERTIONS_BLOCK

File: /__w/ctu-can-regression/ctu-can-regression/src/rx_buffer/rx_buffer_fsm.vhd

Sub-instances:

Current Instance:

Details:

The limit of printed items was reached (5000). Total 261615 items are not displayed.

Uncovered statements:

Excluded statements:

Covered statements:

Signal assignment statement:

Uncovered branches:

Excluded branches:

Covered branches:

Uncovered toggles:

Excluded toggles:

Covered toggles:

Signal:

Signal:

Signal:

Signal:

Uncovered expressions:

Excluded expressions:

Covered expressions:

Uncovered FSM states:

Excluded FSM states:

Covered FSM states:

Uncovered functional coverage:

Excluded functional coverage:

Covered functional coverage:

PSL cover point:

PSL cover point:

PSL cover point: