NVC code coverage report

File: /__w/ctu-can-regression/ctu-can-regression/src/memory_registers/generated/control_registers_reg_map.vhd

Nested Instances	Statement	Branch	Toggle	Expression	FSM state	Functional	Average
BIT_GEN(0)	100.0 % (3/3)	100.0 % (2/2)	N.A.	100.0 % (2/2)	N.A.	N.A.	100.0 % (7/7)

Nested Instances

Statement

Branch

Toggle

Expression

FSM state

Functional

Average

BIT_GEN(0)

100.0 % (3/3)

100.0 % (2/2)

N.A.

100.0 % (2/2)

N.A.

100.0 % (7/7)

Current Instance	Statement	Branch	Toggle	Expression	FSM state	Functional	Average
CTU_CAN_FD_TB.TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.CTR_PRES_PRX_REG_COMP	100.0 % (2/2)	N.A.	100.0 % (18/18)	100.0 % (6/6)	N.A.	N.A.	100.0 % (26/26)

Current Instance

Statement

Branch

Toggle

Expression

FSM state

Functional

Average

CTU_CAN_FD_TB.TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.CTR_PRES_PRX_REG_COMP

100.0 % (2/2)

N.A.

100.0 % (18/18)

100.0 % (6/6)

N.A.

100.0 % (26/26)

Details:

The limit of printed items was reached (5000). Total 260336 items are not displayed.

Statement

Branch

Toggle

Expression

FSM state

Functional

Uncovered statements:

Excluded statements:

Covered statements:

Signal assignment statement on line 145:

145: wr_en <= write and cs and (not lock);
Count: 388199
Threshold: 1

Signal assignment statement on line 161:

161: reg_value <= reg_value_r;
Count: 108702
Threshold: 1

Uncovered branches:

Excluded branches:

Covered branches:

Uncovered toggles:

Excluded toggles:

Port:

CLK_SYS

	From	To	Count	Threshold	Excluded due to
Bin	0	1	0	1	Exclude file
Bin	1	0	0	1	Exclude file

Port:

RES_N

	From	To	Count	Threshold	Excluded due to
Bin	0	1	0	1	Exclude file
Bin	1	0	0	1	Exclude file

Port:

DATA_IN

	Element	From	To	Count	Threshold	Excluded due to
Bin	(0)	0	1	0	1	Exclude file
Bin	(0)	1	0	0	1	Exclude file

Port:

WRITE

	From	To	Count	Threshold	Excluded due to
Bin	0	1	0	1	Exclude file
Bin	1	0	0	1	Exclude file

Port:

CS

	From	To	Count	Threshold	Excluded due to
Bin	0	1	0	1	Exclude file
Bin	1	0	0	1	Exclude file

Port:

LOCK

	From	To	Count	Threshold	Excluded due to
Bin	0	1	0	1	Exclude file
Bin	1	0	0	1	Exclude file

Covered toggles:

Port:

REG_VALUE

	Element	From	To	Count	Threshold
Bin	(0)	0	1	19522	1
Bin	(0)	1	0	44590	1

Signal:

REG_VALUE_R

	Element	From	To	Count	Threshold
Bin	(0)	0	1	19522	1
Bin	(0)	1	0	44590	1

Signal:

WR_EN

	From	To	Count	Threshold
Bin	0	1	42989	1
Bin	1	0	44590	1

Uncovered expressions:

Excluded expressions:

Covered expressions:

"and" expression on line 145:

 write and cs and (not lock) 
 <---LHS---->      <-RHS-->

	LHS	RHS	Count	Threshold
Bin	'0'	'1'	196402	1
Bin	'1'	'0'	200	1
Bin	'1'	'1'	42989	1

"and" expression on line 145:

 write and cs 
 <LHS>    RHS

	LHS	RHS	Count	Threshold
Bin	'0'	'1'	43199	1
Bin	'1'	'0'	147846	1
Bin	'1'	'1'	43189	1

NVC code coverage report

Hierarchy

Instance: CTU_CAN_FD_TB.TB_TOP_CTU_CAN_FD.DUT.MEMORY_REGISTERS_INST.CONTROL_REGISTERS_REG_MAP_COMP.CTR_PRES_PRX_REG_COMP

File: /__w/ctu-can-regression/ctu-can-regression/src/memory_registers/generated/control_registers_reg_map.vhd

Details:

The limit of printed items was reached (5000). Total 260336 items are not displayed.

Uncovered statements:

Excluded statements:

Covered statements:

Signal assignment statement on line 145:

Signal assignment statement on line 161:

Uncovered branches:

Excluded branches:

Covered branches:

Uncovered toggles:

Excluded toggles:

Port:

Port:

Port:

Port:

Port:

Port:

Covered toggles:

Port:

Signal:

Signal:

Uncovered expressions:

Excluded expressions:

Covered expressions:

"and" expression on line 145:

"and" expression on line 145:

Uncovered FSM states:

Excluded FSM states:

Covered FSM states:

Uncovered functional coverage:

Excluded functional coverage:

Covered functional coverage: