NVC code coverage report

Current Instance	Statement	Branch	Toggle	Expression	FSM state	Functional	Average
CTU_CAN_FD_TB.TB_TOP_CTU_CAN_FD.I_DUT.G_TXT_BUF_COMP(2).G_TXT_BUF_EVEN.I_TXTB_EVEN_TOP.I_TXTB_FSM	100.0 % (80/80)	100.0 % (94/94)	100.0 % (70/70)	100.0 % (151/151)	100.0 % (16/16)	N.A.	100.0 % (411/411)

Uncovered statements:

Excluded statements:

Covered statements:

If statement on lines 175 to 179:

175:    transient_state <= '1' when ((curr_state = s_txt_ab_prog) or 
176:                                 (curr_state = s_txt_tx_prog) or 
177:                                 (curr_state = s_txt_ready)) 
178:                          else 
179:                      '0';

Count: 3648
Threshold: 1

Signal assignment statement on line 175:

175: transient_state <= '1' when ((curr_state = s_txt_ab_prog) or
Count: 1807
Threshold: 1

Signal assignment statement on line 179:

179: '0';
Count: 1841
Threshold: 1

If statement on lines 181 to 185:

181:    go_to_failed <= '1' when ((is_bus_off = '1' and mr_settings_tbfbo = TXTBUF_FAILED_BUS_OFF_ENABLED) or 
182:                              mr_mode_bmm = BMM_ENABLED or 
183:                              mr_mode_rom = ROM_ENABLED) 
184:                        else 
185:                    '0';

Count: 7564
Threshold: 1

Signal assignment statement on line 181:

181:    go_to_failed <= '1' when ((is_bus_off = '1' and mr_settings_tbfbo = TXTBUF_FAILED_BUS_OFF_ENABLED) or

Count: 3044
Threshold: 1

Signal assignment statement on line 185:

185: '0';
Count: 4520
Threshold: 1

If statement on lines 187 to 189:

187:    txtb_hw_cmd_i <= txtb_hw_cmd when (txtb_hw_cmd_cs = '1') 
188:                                 else 
189:                     (others => '0');

Count: 43876
Threshold: 1

Signal assignment statement on line 187:

187: txtb_hw_cmd_i <= txtb_hw_cmd when (txtb_hw_cmd_cs = '1')
Count: 3401
Threshold: 1

Signal assignment statement on line 189:

189: (others => '0');
Count: 40475
Threshold: 1

If statement on lines 191 to 192:

191:    arbl_or_err <= '1' when (txtb_hw_cmd_i.err = '1' or txtb_hw_cmd_i.arbl = '1') else 
192:                   '0';

Count: 1704
Threshold: 1

Signal assignment statement on line 191:

191: arbl_or_err <= '1' when (txtb_hw_cmd_i.err = '1' or txtb_hw_cmd_i.arbl = '1') else
Count: 192
Threshold: 1

Signal assignment statement on line 192:

192: '0';
Count: 1512
Threshold: 1

Signal assignment statement on line 194:

194: txtb_allow_bb <= transient_state;
Count: 2940
Threshold: 1

Signal assignment statement on line 203:

203: next_state <= curr_state;
Count: 17362
Threshold: 1

Sequential statement on lines 205 to 361:

205:        case curr_state is 
206: 
...
360: 
361:        end case;

Count: 17362
Threshold: 1

If statement on lines 213 to 215:

213:            if (tx_command_txcr_valid = '1') then 
214:                next_state <= s_txt_ready; 
215:            end if;

Count: 8080
Threshold: 1

Signal assignment statement on line 214:

214: next_state <= s_txt_ready;
Count: 404
Threshold: 1

If statement on lines 223 to 243:

223:            if (go_to_failed = '1') then 
224:                next_state <= s_txt_failed; 
...
242:                next_state <= s_txt_aborted; 
243:            end if;

Count: 3514
Threshold: 1

Signal assignment statement on line 224:

224: next_state <= s_txt_failed;
Count: 32
Threshold: 1

Signal assignment statement on line 228:

228: next_state <= s_txt_parity_err;
Count: 236
Threshold: 1

If statement on lines 234 to 238:

234:                if (abort_applied = '1') then 
235:                    next_state <= s_txt_ab_prog; 
236:                else 
237:                    next_state <= s_txt_tx_prog; 
238:                end if;

Count: 777
Threshold: 1

Signal assignment statement on line 235:

235: next_state <= s_txt_ab_prog;
Count: 4
Threshold: 1

Signal assignment statement on line 237:

237: next_state <= s_txt_tx_prog;
Count: 773
Threshold: 1

Signal assignment statement on line 242:

242: next_state <= s_txt_aborted;
Count: 112
Threshold: 1

If statement on lines 251 to 277:

251:            if (go_to_failed = '1') then 
252:                next_state <= s_txt_failed; 
...
276:                next_state <= s_txt_ab_prog; 
277:            end if;

Count: 2695
Threshold: 1

Signal assignment statement on line 252:

252: next_state <= s_txt_failed;
Count: 8
Threshold: 1

Signal assignment statement on line 256:

256: next_state <= s_txt_parity_err;
Count: 99
Threshold: 1

Signal assignment statement on line 260:

260: next_state <= s_txt_failed;
Count: 160
Threshold: 1

Signal assignment statement on line 264:

264: next_state <= s_txt_ok;
Count: 356
Threshold: 1

If statement on lines 268 to 272:

268:                if (abort_applied = '1') then 
269:                    next_state <= s_txt_aborted; 
270:                else 
271:                    next_state <= s_txt_ready; 
272:                end if;

Count: 163
Threshold: 1

Signal assignment statement on line 269:

269: next_state <= s_txt_aborted;
Count: 4
Threshold: 1

Signal assignment statement on line 271:

271: next_state <= s_txt_ready;
Count: 159
Threshold: 1

Signal assignment statement on line 276:

276: next_state <= s_txt_ab_prog;
Count: 130
Threshold: 1

If statement on lines 285 to 303:

285:            if (go_to_failed = '1') then 
286:                next_state <= s_txt_failed; 
...
302:                next_state <= s_txt_aborted; 
303:            end if;

Count: 286
Threshold: 1

Signal assignment statement on line 286:

286: next_state <= s_txt_failed;
Count: 4
Threshold: 1

Signal assignment statement on line 290:

290: next_state <= s_txt_parity_err;
Count: 13
Threshold: 1

Signal assignment statement on line 294:

294: next_state <= s_txt_failed;
Count: 17
Threshold: 1

Signal assignment statement on line 298:

298: next_state <= s_txt_ok;
Count: 12
Threshold: 1

Signal assignment statement on line 302:

302: next_state <= s_txt_aborted;
Count: 24
Threshold: 1

If statement on lines 311 to 317:

311:            if (tx_command_txcr_valid = '1') then 
312:                next_state <= s_txt_ready; 
...
316:                next_state <= s_txt_empty; 
317:            end if;

Count: 680
Threshold: 1

Signal assignment statement on line 312:

312: next_state <= s_txt_ready;
Count: 166
Threshold: 1

Signal assignment statement on line 316:

316: next_state <= s_txt_empty;
Count: 20
Threshold: 1

If statement on lines 325 to 331:

325:            if (tx_command_txcr_valid = '1') then 
326:                next_state <= s_txt_ready; 
...
330:                next_state <= s_txt_empty; 
331:            end if;

Count: 552
Threshold: 1

Signal assignment statement on line 326:

326: next_state <= s_txt_ready;
Count: 128
Threshold: 1

Signal assignment statement on line 330:

330: next_state <= s_txt_empty;
Count: 4
Threshold: 1

If statement on lines 339 to 345:

339:            if (tx_command_txcr_valid = '1') then 
340:                next_state <= s_txt_ready; 
...
344:                next_state <= s_txt_empty; 
345:            end if;

Count: 1114
Threshold: 1

Signal assignment statement on line 340:

340: next_state <= s_txt_ready;
Count: 276
Threshold: 1

Signal assignment statement on line 344:

344: next_state <= s_txt_empty;
Count: 13
Threshold: 1

If statement on lines 353 to 359:

353:            if (tx_command_txcr_valid = '1') then 
354:                next_state <= s_txt_ready; 
...
358:                next_state <= s_txt_empty; 
359:            end if;

Count: 441
Threshold: 1

Signal assignment statement on line 354:

354: next_state <= s_txt_ready;
Count: 53
Threshold: 1

Signal assignment statement on line 358:

358: next_state <= s_txt_empty;
Count: 51
Threshold: 1

If statement on lines 368 to 369:

368:    txt_fsm_ce <= '1' when (next_state /= curr_state) else 
369:                  '0';

Count: 7576
Threshold: 1

Signal assignment statement on line 368:

368: txt_fsm_ce <= '1' when (next_state /= curr_state) else
Count: 3460
Threshold: 1

Signal assignment statement on line 369:

369: '0';
Count: 4116
Threshold: 1

If statement on lines 376 to 382:

376:        if (rst_n = '0') then 
377:            curr_state <= s_txt_empty; 
...
381:            end if; 
382:        end if;

Count: 165249974
Threshold: 1

Signal assignment statement on line 377:

377: curr_state <= s_txt_empty;
Count: 1737636
Threshold: 1

If statement on lines 379 to 381:

379:            if (txt_fsm_ce = '1') then 
380:                curr_state <= next_state; 
381:            end if;

Count: 81754417
Threshold: 1

Signal assignment statement on line 380:

380: curr_state <= next_state;
Count: 2701
Threshold: 1

If statement on lines 389 to 393:

389:    txtb_user_accessible <= '0' when ((curr_state = s_txt_ready)   or 
390:                                      (curr_state = s_txt_tx_prog) or 
391:                                      (curr_state = s_txt_ab_prog)) 
392:                                  else 
393:                            '1';

Count: 3648
Threshold: 1

Signal assignment statement on line 389:

389: txtb_user_accessible <= '0' when ((curr_state = s_txt_ready) or
Count: 1807
Threshold: 1

Signal assignment statement on line 393:

393: '1';
Count: 1841
Threshold: 1

If statement on lines 396 to 407:

396:    txtb_hw_cmd_int <= '1' when (txtb_hw_cmd_i.failed = '1') or  -- Fail transition completely 
397:                                (txtb_hw_cmd_i.valid = '1') or   -- Finish transition OK 
...
406:                           else 
407:                       '0';

Count: 17302
Threshold: 1

Signal assignment statement on line 396:

396: txtb_hw_cmd_int <= '1' when (txtb_hw_cmd_i.failed = '1') or -- Fail transition completely
Count: 2268
Threshold: 1

Signal assignment statement on line 404:

404:                       '1' when (is_bus_off = '1' and next_state = s_txt_failed and

Count: 40
Threshold: 1

Signal assignment statement on line 407:

407: '0';
Count: 14994
Threshold: 1

If statement on lines 411 to 413:

411:    txtb_available   <= '1' when ((curr_state = s_txt_ready) and (abort_applied = '0')) 
412:                            else 
413:                        '0';

Count: 4670
Threshold: 1

Signal assignment statement on line 411:

411: txtb_available <= '1' when ((curr_state = s_txt_ready) and (abort_applied = '0'))
Count: 969
Threshold: 1

Signal assignment statement on line 413:

413: '0';
Count: 3701
Threshold: 1

Sequential statement on lines 416 to 424:

416:    with curr_state select txtb_state <= 
417:        TXT_RDY   when s_txt_ready, 
...
423:        TXT_ETY   when s_txt_empty, 
424:        TXT_PER   when s_txt_parity_err;

Count: 3648
Threshold: 1

Signal assignment statement on line 417:

417: TXT_RDY when s_txt_ready,
Count: 969
Threshold: 1

Signal assignment statement on line 418:

418: TXT_TRAN when s_txt_tx_prog,
Count: 773
Threshold: 1

Signal assignment statement on line 419:

419: TXT_ABTP when s_txt_ab_prog,
Count: 65
Threshold: 1

Signal assignment statement on line 420:

420: TXT_TOK when s_txt_ok,
Count: 368
Threshold: 1

Signal assignment statement on line 421:

421: TXT_ERR when s_txt_failed,
Count: 205
Threshold: 1

Signal assignment statement on line 422:

422: TXT_ABT when s_txt_aborted,
Count: 136
Threshold: 1

Signal assignment statement on line 423:

423: TXT_ETY when s_txt_empty,
Count: 1031
Threshold: 1

Signal assignment statement on line 424:

424: TXT_PER when s_txt_parity_err;
Count: 101
Threshold: 1

If statement on lines 432 to 434:

432:    txtb_unmask_data_ram <= '1' when (transient_state = '1') 
433:                                else 
434:                            '0';

Count: 2940
Threshold: 1

Signal assignment statement on line 432:

432: txtb_unmask_data_ram <= '1' when (transient_state = '1')
Count: 810
Threshold: 1

Signal assignment statement on line 434:

434: '0';
Count: 2130
Threshold: 1

Uncovered branches:

Excluded branches:

Covered branches:

"if" / "when" / "else" condition on lines 175 to 177:

175:    transient_state <= '1' when ((curr_state = s_txt_ab_prog) or 
176:                                 (curr_state = s_txt_tx_prog) or 
177:                                 (curr_state = s_txt_ready))

	Evaluated to	Count	Threshold
Bin	True	1807	1
Bin	False	1841	1

"if" / "when" / "else" condition on lines 181 to 183:

181:    go_to_failed <= '1' when ((is_bus_off = '1' and mr_settings_tbfbo = TXTBUF_FAILED_BUS_OFF_ENABLED) or 
182:                              mr_mode_bmm = BMM_ENABLED or 
183:                              mr_mode_rom = ROM_ENABLED)

	Evaluated to	Count	Threshold
Bin	True	3044	1
Bin	False	4520	1

"if" / "when" / "else" condition on line 187:

187: txtb_hw_cmd_i <= txtb_hw_cmd when (txtb_hw_cmd_cs = '1')

	Evaluated to	Count	Threshold
Bin	True	3401	1
Bin	False	40475	1

"if" / "when" / "else" condition on line 191:

191: arbl_or_err <= '1' when (txtb_hw_cmd_i.err = '1' or txtb_hw_cmd_i.arbl = '1') else

	Evaluated to	Count	Threshold
Bin	True	192	1
Bin	False	1512	1

"case" / "with" / "select" choice on line 210:

210: when s_txt_empty =>

	Choice of	Count	Threshold
Bin	`s_txt_empty`	8080	1

"if" / "when" / "else" condition on line 213:

213: if (tx_command_txcr_valid = '1') then

	Evaluated to	Count	Threshold
Bin	True	404	1
Bin	False	7676	1

"case" / "with" / "select" choice on line 220:

220: when s_txt_ready =>

	Choice of	Count	Threshold
Bin	`s_txt_ready`	3514	1

"if" / "when" / "else" condition on line 223:

223: if (go_to_failed = '1') then

	Evaluated to	Count	Threshold
Bin	True	32	1
Bin	False	3482	1

"if" / "when" / "else" condition on line 227:

227: elsif (txtb_parity_error_valid = '1') then

	Evaluated to	Count	Threshold
Bin	True	236	1
Bin	False	3246	1

"if" / "when" / "else" condition on line 231:

231: elsif (txtb_hw_cmd_i.lock = '1') then

	Evaluated to	Count	Threshold
Bin	True	777	1
Bin	False	2469	1

"if" / "when" / "else" condition on line 234:

234: if (abort_applied = '1') then

	Evaluated to	Count	Threshold
Bin	True	4	1
Bin	False	773	1

"if" / "when" / "else" condition on line 241:

241: elsif (abort_or_skipped = '1') then

	Evaluated to	Count	Threshold
Bin	True	112	1
Bin	False	2357	1

"case" / "with" / "select" choice on line 248:

248: when s_txt_tx_prog =>

	Choice of	Count	Threshold
Bin	`s_txt_tx_prog`	2695	1

"if" / "when" / "else" condition on line 251:

251: if (go_to_failed = '1') then

	Evaluated to	Count	Threshold
Bin	True	8	1
Bin	False	2687	1

"if" / "when" / "else" condition on line 255:

255: elsif (txtb_parity_error_valid = '1') then

	Evaluated to	Count	Threshold
Bin	True	99	1
Bin	False	2588	1

"if" / "when" / "else" condition on line 259:

259: elsif (txtb_hw_cmd_i.failed = '1') then

	Evaluated to	Count	Threshold
Bin	True	160	1
Bin	False	2428	1

"if" / "when" / "else" condition on line 263:

263: elsif (txtb_hw_cmd_i.valid = '1') then

	Evaluated to	Count	Threshold
Bin	True	356	1
Bin	False	2072	1

"if" / "when" / "else" condition on line 267:

267: elsif (arbl_or_err = '1') then

	Evaluated to	Count	Threshold
Bin	True	163	1
Bin	False	1909	1

"if" / "when" / "else" condition on line 268:

268: if (abort_applied = '1') then

	Evaluated to	Count	Threshold
Bin	True	4	1
Bin	False	159	1

"if" / "when" / "else" condition on line 275:

275: elsif (abort_applied = '1') then

	Evaluated to	Count	Threshold
Bin	True	130	1
Bin	False	1779	1

"case" / "with" / "select" choice on line 282:

282: when s_txt_ab_prog =>

	Choice of	Count	Threshold
Bin	`s_txt_ab_prog`	286	1

"if" / "when" / "else" condition on line 285:

285: if (go_to_failed = '1') then

	Evaluated to	Count	Threshold
Bin	True	4	1
Bin	False	282	1

"if" / "when" / "else" condition on line 289:

289: elsif (txtb_parity_error_valid = '1') then

	Evaluated to	Count	Threshold
Bin	True	13	1
Bin	False	269	1

"if" / "when" / "else" condition on line 293:

293: elsif (txtb_hw_cmd_i.failed = '1') then

	Evaluated to	Count	Threshold
Bin	True	17	1
Bin	False	252	1

"if" / "when" / "else" condition on line 297:

297: elsif (txtb_hw_cmd_i.valid = '1') then

	Evaluated to	Count	Threshold
Bin	True	12	1
Bin	False	240	1

"if" / "when" / "else" condition on line 301:

301: elsif (arbl_or_err = '1') then

	Evaluated to	Count	Threshold
Bin	True	24	1
Bin	False	216	1

"case" / "with" / "select" choice on line 308:

308: when s_txt_failed =>

	Choice of	Count	Threshold
Bin	`s_txt_failed`	680	1

"if" / "when" / "else" condition on line 311:

311: if (tx_command_txcr_valid = '1') then

	Evaluated to	Count	Threshold
Bin	True	166	1
Bin	False	514	1

"if" / "when" / "else" condition on line 315:

315: elsif (tx_command_txce_valid = '1') then

	Evaluated to	Count	Threshold
Bin	True	20	1
Bin	False	494	1

"case" / "with" / "select" choice on line 322:

322: when s_txt_aborted =>

	Choice of	Count	Threshold
Bin	`s_txt_aborted`	552	1

"if" / "when" / "else" condition on line 325:

325: if (tx_command_txcr_valid = '1') then

	Evaluated to	Count	Threshold
Bin	True	128	1
Bin	False	424	1

"if" / "when" / "else" condition on line 329:

329: elsif (tx_command_txce_valid = '1') then

	Evaluated to	Count	Threshold
Bin	True	4	1
Bin	False	420	1

"case" / "with" / "select" choice on line 336:

336: when s_txt_ok =>

	Choice of	Count	Threshold
Bin	`s_txt_ok`	1114	1

"if" / "when" / "else" condition on line 339:

339: if (tx_command_txcr_valid = '1') then

	Evaluated to	Count	Threshold
Bin	True	276	1
Bin	False	838	1

"if" / "when" / "else" condition on line 343:

343: elsif (tx_command_txce_valid = '1') then

	Evaluated to	Count	Threshold
Bin	True	13	1
Bin	False	825	1

"case" / "with" / "select" choice on line 350:

350: when s_txt_parity_err =>

	Choice of	Count	Threshold
Bin	`s_txt_parity_err`	441	1

"if" / "when" / "else" condition on line 353:

353: if (tx_command_txcr_valid = '1') then

	Evaluated to	Count	Threshold
Bin	True	53	1
Bin	False	388	1

"if" / "when" / "else" condition on line 357:

357: elsif (tx_command_txce_valid = '1') then

	Evaluated to	Count	Threshold
Bin	True	51	1
Bin	False	337	1

"if" / "when" / "else" condition on line 368:

368: txt_fsm_ce <= '1' when (next_state /= curr_state) else

	Evaluated to	Count	Threshold
Bin	True	3460	1
Bin	False	4116	1

"if" / "when" / "else" condition on line 376:

376: if (rst_n = '0') then

	Evaluated to	Count	Threshold
Bin	True	1737636	1
Bin	False	163512338	1

"if" / "when" / "else" condition on line 378:

378: elsif (rising_edge(clk_sys)) then

	Evaluated to	Count	Threshold
Bin	True	81754417	1
Bin	False	81757921	1

"if" / "when" / "else" condition on line 379:

379: if (txt_fsm_ce = '1') then

	Evaluated to	Count	Threshold
Bin	True	2701	1
Bin	False	81751716	1

"if" / "when" / "else" condition on lines 389 to 391:

389:    txtb_user_accessible <= '0' when ((curr_state = s_txt_ready)   or 
390:                                      (curr_state = s_txt_tx_prog) or 
391:                                      (curr_state = s_txt_ab_prog))

	Evaluated to	Count	Threshold
Bin	True	1807	1
Bin	False	1841	1

"if" / "when" / "else" condition on lines 396 to 400:

396:    txtb_hw_cmd_int <= '1' when (txtb_hw_cmd_i.failed = '1') or  -- Fail transition completely 
397:                                (txtb_hw_cmd_i.valid = '1') or   -- Finish transition OK 
398:                                ((txtb_hw_cmd_i.arbl = '1' or 
399:                                  txtb_hw_cmd_i.err = '1') and 
400:                                 (curr_state = s_txt_ab_prog))   -- Not failed completely, but already in

	Evaluated to	Count	Threshold
Bin	True	2268	1
Bin	False	15034	1

"if" / "when" / "else" condition on lines 404 to 405:

404:                       '1' when (is_bus_off = '1' and next_state = s_txt_failed and 
405:                                 transient_state = '1')

	Evaluated to	Count	Threshold
Bin	True	40	1
Bin	False	14994	1

"if" / "when" / "else" condition on line 411:

411: txtb_available <= '1' when ((curr_state = s_txt_ready) and (abort_applied = '0'))

	Evaluated to	Count	Threshold
Bin	True	969	1
Bin	False	3701	1

"case" / "with" / "select" choice on line 417:

417: TXT_RDY when s_txt_ready,

	Choice of	Count	Threshold
Bin	`s_txt_ready`	969	1

"case" / "with" / "select" choice on line 418:

418: TXT_TRAN when s_txt_tx_prog,

	Choice of	Count	Threshold
Bin	`s_txt_tx_prog`	773	1

"case" / "with" / "select" choice on line 419:

419: TXT_ABTP when s_txt_ab_prog,

	Choice of	Count	Threshold
Bin	`s_txt_ab_prog`	65	1

"case" / "with" / "select" choice on line 420:

420: TXT_TOK when s_txt_ok,

	Choice of	Count	Threshold
Bin	`s_txt_ok`	368	1

"case" / "with" / "select" choice on line 421:

421: TXT_ERR when s_txt_failed,

	Choice of	Count	Threshold
Bin	`s_txt_failed`	205	1

"case" / "with" / "select" choice on line 422:

422: TXT_ABT when s_txt_aborted,

	Choice of	Count	Threshold
Bin	`s_txt_aborted`	136	1

"case" / "with" / "select" choice on line 423:

423: TXT_ETY when s_txt_empty,

	Choice of	Count	Threshold
Bin	`s_txt_empty`	1031	1

"case" / "with" / "select" choice on line 424:

424: TXT_PER when s_txt_parity_err;

	Choice of	Count	Threshold
Bin	`s_txt_parity_err`	101	1

"if" / "when" / "else" condition on line 432:

432: txtb_unmask_data_ram <= '1' when (transient_state = '1')

	Evaluated to	Count	Threshold
Bin	True	810	1
Bin	False	2130	1

Uncovered toggles:

Excluded toggles:

Port:

CLK_SYS

	From	To	Count	Threshold	Excluded due to
Bin	0	1	0	1	Exclude file
Bin	1	0	0	1	Exclude file

Port:

RST_N

	From	To	Count	Threshold	Excluded due to
Bin	0	1	0	1	Exclude file
Bin	1	0	0	1	Exclude file

Port:

MR_MODE_BMM

	From	To	Count	Threshold	Excluded due to
Bin	0	1	0	1	Exclude file
Bin	1	0	0	1	Exclude file

Port:

MR_MODE_ROM

	From	To	Count	Threshold	Excluded due to
Bin	0	1	0	1	Exclude file
Bin	1	0	0	1	Exclude file

Port:

MR_SETTINGS_TBFBO

	From	To	Count	Threshold	Excluded due to
Bin	0	1	0	1	Exclude file
Bin	1	0	0	1	Exclude file

Port:

TX_COMMAND_TXCE_VALID

	From	To	Count	Threshold	Excluded due to
Bin	0	1	0	1	Exclude file
Bin	1	0	0	1	Exclude file

Port:

TX_COMMAND_TXCR_VALID

	From	To	Count	Threshold	Excluded due to
Bin	0	1	0	1	Exclude file
Bin	1	0	0	1	Exclude file

Port:

ABORT_APPLIED

	From	To	Count	Threshold	Excluded due to
Bin	0	1	0	1	Exclude file
Bin	1	0	0	1	Exclude file

Port:

ABORT_OR_SKIPPED

	From	To	Count	Threshold	Excluded due to
Bin	0	1	0	1	Exclude file
Bin	1	0	0	1	Exclude file

Port:

TXTB_HW_CMD_CS

	From	To	Count	Threshold	Excluded due to
Bin	0	1	0	1	Exclude file
Bin	1	0	0	1	Exclude file

Port:

IS_BUS_OFF

	From	To	Count	Threshold	Excluded due to
Bin	0	1	0	1	Exclude file
Bin	1	0	0	1	Exclude file

Port:

TXTB_PARITY_ERROR_VALID

	From	To	Count	Threshold	Excluded due to
Bin	0	1	0	1	Exclude file
Bin	1	0	0	1	Exclude file

Covered toggles:

Port:

TXTB_HW_CMD

	Element	From	To	Count	Threshold
Bin	LOCK	0	1	10332	1
Bin	LOCK	1	0	10992	1
Bin	VALID	0	1	3834	1
Bin	VALID	1	0	4494	1
Bin	ERR	0	1	1123	1
Bin	ERR	1	0	1783	1
Bin	ARBL	0	1	44	1
Bin	ARBL	1	0	704	1
Bin	FAILED	0	1	5322	1
Bin	FAILED	1	0	5982	1

Port:

TXTB_USER_ACCESSIBLE

	From	To	Count	Threshold
Bin	0	1	1470	1
Bin	1	0	810	1

Port:

TXTB_ALLOW_BB

	From	To	Count	Threshold
Bin	0	1	810	1
Bin	1	0	1470	1

Port:

TXTB_HW_CMD_INT

	From	To	Count	Threshold
Bin	0	1	629	1
Bin	1	0	1289	1

Port:

TXTB_STATE

	Element	From	To	Count	Threshold
Bin	(3)	0	1	1073	1
Bin	(3)	1	0	413	1
Bin	(2)	0	1	709	1
Bin	(2)	1	0	1369	1
Bin	(1)	0	1	909	1
Bin	(1)	1	0	1569	1
Bin	(0)	0	1	901	1
Bin	(0)	1	0	1561	1

Port:

TXTB_AVAILABLE

	From	To	Count	Threshold
Bin	0	1	969	1
Bin	1	0	1629	1

Port:

TXTB_UNMASK_DATA_RAM

	From	To	Count	Threshold
Bin	0	1	810	1
Bin	1	0	1470	1

Signal:

TXT_FSM_CE

	From	To	Count	Threshold
Bin	0	1	3456	1
Bin	1	0	4116	1

Signal:

GO_TO_FAILED

	From	To	Count	Threshold
Bin	0	1	2944	1
Bin	1	0	2944	1

Signal:

TRANSIENT_STATE

	From	To	Count	Threshold
Bin	0	1	810	1
Bin	1	0	1470	1

Signal:

TXTB_HW_CMD_I

	Element	From	To	Count	Threshold
Bin	LOCK	0	1	777	1
Bin	LOCK	1	0	1437	1
Bin	VALID	0	1	368	1
Bin	VALID	1	0	1028	1
Bin	ERR	0	1	188	1
Bin	ERR	1	0	848	1
Bin	ARBL	0	1	4	1
Bin	ARBL	1	0	664	1
Bin	FAILED	0	1	217	1
Bin	FAILED	1	0	877	1

Signal:

ARBL_OR_ERR

	From	To	Count	Threshold
Bin	0	1	192	1
Bin	1	0	852	1

Uncovered expressions:

Excluded expressions:

Covered expressions:

"or" expression on lines 175 to 177:

 (curr_state = s_txt_ab_prog) or (curr_state = s_txt_tx_prog) or (curr_state = s_txt_ready) 
 <---------------------------LHS---------------------------->     <---------RHS---------->

	LHS	RHS	Count	Threshold
Bin	False	False	1841	1
Bin	False	True	969	1
Bin	True	False	838	1

"or" expression on lines 175 to 176:

 (curr_state = s_txt_ab_prog) or (curr_state = s_txt_tx_prog) 
  <----------LHS----------->      <----------RHS----------->

	LHS	RHS	Count	Threshold
Bin	False	False	2810	1
Bin	False	True	773	1
Bin	True	False	65	1

"=" expression on line 175:

curr_state = s_txt_ab_prog

	Evaluated to	Count	Threshold
Bin	False	3583	1
Bin	True	65	1

"=" expression on line 176:

curr_state = s_txt_tx_prog

	Evaluated to	Count	Threshold
Bin	False	2875	1
Bin	True	773	1

"=" expression on line 177:

curr_state = s_txt_ready

	Evaluated to	Count	Threshold
Bin	False	2679	1
Bin	True	969	1

"or" expression on lines 181 to 183:

 (is_bus_off = '1' and mr_settings_tbfbo = TXTBUF_FAILED_BUS_OFF_ENABLED) or mr_mode_bmm = BMM_ENABLED or mr_mode_rom = ROM_ENABLED 
 <------------------------------------------------LHS------------------------------------------------>    <----------RHS---------->

	LHS	RHS	Count	Threshold
Bin	False	False	4520	1
Bin	False	True	32	1
Bin	True	False	2984	1

"or" expression on lines 181 to 182:

 (is_bus_off = '1' and mr_settings_tbfbo = TXTBUF_FAILED_BUS_OFF_ENABLED) or mr_mode_bmm = BMM_ENABLED 
  <--------------------------------LHS--------------------------------->     <----------RHS---------->

	LHS	RHS	Count	Threshold
Bin	False	False	4552	1
Bin	False	True	32	1
Bin	True	False	2972	1

"and" expression on line 181:

 is_bus_off = '1' and mr_settings_tbfbo = TXTBUF_FAILED_BUS_OFF_ENABLED 
 <-----LHS------>     <----------------------RHS---------------------->

	LHS	RHS	Count	Threshold
Bin	False	True	2316	1
Bin	True	False	812	1
Bin	True	True	2980	1

"=" expression on line 181:

is_bus_off = '1'

	Evaluated to	Count	Threshold
Bin	False	3772	1
Bin	True	3792	1

"=" expression on line 181:

mr_settings_tbfbo = TXTBUF_FAILED_BUS_OFF_ENABLED

	Evaluated to	Count	Threshold
Bin	False	2268	1
Bin	True	5296	1

"=" expression on line 182:

mr_mode_bmm = BMM_ENABLED

	Evaluated to	Count	Threshold
Bin	False	7524	1
Bin	True	40	1

"=" expression on line 183:

mr_mode_rom = ROM_ENABLED

	Evaluated to	Count	Threshold
Bin	False	7504	1
Bin	True	60	1

"=" expression on line 187:

txtb_hw_cmd_cs = '1'

	Evaluated to	Count	Threshold
Bin	False	40475	1
Bin	True	3401	1

"or" expression on line 191:

 txtb_hw_cmd_i.err = '1' or txtb_hw_cmd_i.arbl = '1' 
 <---------LHS--------->    <---------RHS---------->

	LHS	RHS	Count	Threshold
Bin	False	False	1512	1
Bin	False	True	4	1
Bin	True	False	188	1

"=" expression on line 191:

txtb_hw_cmd_i.err = '1'

	Evaluated to	Count	Threshold
Bin	False	1516	1
Bin	True	188	1

"=" expression on line 191:

txtb_hw_cmd_i.arbl = '1'

	Evaluated to	Count	Threshold
Bin	False	1700	1
Bin	True	4	1

"=" expression on line 213:

tx_command_txcr_valid = '1'

	Evaluated to	Count	Threshold
Bin	False	7676	1
Bin	True	404	1

"=" expression on line 223:

go_to_failed = '1'

	Evaluated to	Count	Threshold
Bin	False	3482	1
Bin	True	32	1

"=" expression on line 227:

txtb_parity_error_valid = '1'

	Evaluated to	Count	Threshold
Bin	False	3246	1
Bin	True	236	1

"=" expression on line 231:

txtb_hw_cmd_i.lock = '1'

	Evaluated to	Count	Threshold
Bin	False	2469	1
Bin	True	777	1

"=" expression on line 234:

abort_applied = '1'

	Evaluated to	Count	Threshold
Bin	False	773	1
Bin	True	4	1

"=" expression on line 241:

abort_or_skipped = '1'

	Evaluated to	Count	Threshold
Bin	False	2357	1
Bin	True	112	1

"=" expression on line 251:

go_to_failed = '1'

	Evaluated to	Count	Threshold
Bin	False	2687	1
Bin	True	8	1

"=" expression on line 255:

txtb_parity_error_valid = '1'

	Evaluated to	Count	Threshold
Bin	False	2588	1
Bin	True	99	1

"=" expression on line 259:

txtb_hw_cmd_i.failed = '1'

	Evaluated to	Count	Threshold
Bin	False	2428	1
Bin	True	160	1

"=" expression on line 263:

txtb_hw_cmd_i.valid = '1'

	Evaluated to	Count	Threshold
Bin	False	2072	1
Bin	True	356	1

"=" expression on line 267:

arbl_or_err = '1'

	Evaluated to	Count	Threshold
Bin	False	1909	1
Bin	True	163	1

"=" expression on line 268:

abort_applied = '1'

	Evaluated to	Count	Threshold
Bin	False	159	1
Bin	True	4	1

"=" expression on line 275:

abort_applied = '1'

	Evaluated to	Count	Threshold
Bin	False	1779	1
Bin	True	130	1

"=" expression on line 285:

go_to_failed = '1'

	Evaluated to	Count	Threshold
Bin	False	282	1
Bin	True	4	1

"=" expression on line 289:

txtb_parity_error_valid = '1'

	Evaluated to	Count	Threshold
Bin	False	269	1
Bin	True	13	1

"=" expression on line 293:

txtb_hw_cmd_i.failed = '1'

	Evaluated to	Count	Threshold
Bin	False	252	1
Bin	True	17	1

"=" expression on line 297:

txtb_hw_cmd_i.valid = '1'

	Evaluated to	Count	Threshold
Bin	False	240	1
Bin	True	12	1

"=" expression on line 301:

arbl_or_err = '1'

	Evaluated to	Count	Threshold
Bin	False	216	1
Bin	True	24	1

"=" expression on line 311:

tx_command_txcr_valid = '1'

	Evaluated to	Count	Threshold
Bin	False	514	1
Bin	True	166	1

"=" expression on line 315:

tx_command_txce_valid = '1'

	Evaluated to	Count	Threshold
Bin	False	494	1
Bin	True	20	1

"=" expression on line 325:

tx_command_txcr_valid = '1'

	Evaluated to	Count	Threshold
Bin	False	424	1
Bin	True	128	1

"=" expression on line 329:

tx_command_txce_valid = '1'

	Evaluated to	Count	Threshold
Bin	False	420	1
Bin	True	4	1

"=" expression on line 339:

tx_command_txcr_valid = '1'

	Evaluated to	Count	Threshold
Bin	False	838	1
Bin	True	276	1

"=" expression on line 343:

tx_command_txce_valid = '1'

	Evaluated to	Count	Threshold
Bin	False	825	1
Bin	True	13	1

"=" expression on line 353:

tx_command_txcr_valid = '1'

	Evaluated to	Count	Threshold
Bin	False	388	1
Bin	True	53	1

"=" expression on line 357:

tx_command_txce_valid = '1'

	Evaluated to	Count	Threshold
Bin	False	337	1
Bin	True	51	1

"/=" expression on line 368:

next_state /= curr_state

	Evaluated to	Count	Threshold
Bin	False	4116	1
Bin	True	3460	1

"=" expression on line 376:

rst_n = '0'

	Evaluated to	Count	Threshold
Bin	False	163512338	1
Bin	True	1737636	1

"=" expression on line 379:

txt_fsm_ce = '1'

	Evaluated to	Count	Threshold
Bin	False	81751716	1
Bin	True	2701	1

"or" expression on lines 389 to 391:

 (curr_state = s_txt_ready) or (curr_state = s_txt_tx_prog) or (curr_state = s_txt_ab_prog) 
 <--------------------------LHS--------------------------->     <----------RHS----------->

	LHS	RHS	Count	Threshold
Bin	False	False	1841	1
Bin	False	True	65	1
Bin	True	False	1742	1

"or" expression on lines 389 to 390:

 (curr_state = s_txt_ready) or (curr_state = s_txt_tx_prog) 
  <---------LHS---------->      <----------RHS----------->

	LHS	RHS	Count	Threshold
Bin	False	False	1906	1
Bin	False	True	773	1
Bin	True	False	969	1

"=" expression on line 389:

curr_state = s_txt_ready

	Evaluated to	Count	Threshold
Bin	False	2679	1
Bin	True	969	1

"=" expression on line 390:

curr_state = s_txt_tx_prog

	Evaluated to	Count	Threshold
Bin	False	2875	1
Bin	True	773	1

"=" expression on line 391:

curr_state = s_txt_ab_prog

	Evaluated to	Count	Threshold
Bin	False	3583	1
Bin	True	65	1

"or" expression on lines 396 to 400:

 (txtb_hw_cmd_i.failed = '1') or (txtb_hw_cmd_i.valid = '1') or ((txtb_hw_cmd_i.arbl = '1' or txtb_hw_cmd_i.err = '1') and (curr_state = s_txt_ab_prog)) 
 <---------------------------LHS--------------------------->     <----------------------------------------RHS----------------------------------------->

	LHS	RHS	Count	Threshold
Bin	False	False	15034	1
Bin	False	True	48	1
Bin	True	False	2220	1

"or" expression on lines 396 to 397:

 (txtb_hw_cmd_i.failed = '1') or (txtb_hw_cmd_i.valid = '1') 
  <----------LHS----------->      <----------RHS---------->

	LHS	RHS	Count	Threshold
Bin	False	False	15082	1
Bin	False	True	1472	1
Bin	True	False	748	1

"=" expression on line 396:

txtb_hw_cmd_i.failed = '1'

	Evaluated to	Count	Threshold
Bin	False	16554	1
Bin	True	748	1

"=" expression on line 397:

txtb_hw_cmd_i.valid = '1'

	Evaluated to	Count	Threshold
Bin	False	15830	1
Bin	True	1472	1

"and" expression on lines 398 to 400:

 (txtb_hw_cmd_i.arbl = '1' or txtb_hw_cmd_i.err = '1') and (curr_state = s_txt_ab_prog) 
  <-----------------------LHS----------------------->       <----------RHS----------->

	LHS	RHS	Count	Threshold
Bin	False	True	137	1
Bin	True	False	558	1
Bin	True	True	48	1

"or" expression on lines 398 to 399:

 txtb_hw_cmd_i.arbl = '1' or txtb_hw_cmd_i.err = '1' 
 <---------LHS---------->    <---------RHS--------->

	LHS	RHS	Count	Threshold
Bin	False	False	16696	1
Bin	False	True	590	1
Bin	True	False	16	1

"=" expression on line 398:

txtb_hw_cmd_i.arbl = '1'

	Evaluated to	Count	Threshold
Bin	False	17286	1
Bin	True	16	1

"=" expression on line 399:

txtb_hw_cmd_i.err = '1'

	Evaluated to	Count	Threshold
Bin	False	16712	1
Bin	True	590	1

"=" expression on line 400:

curr_state = s_txt_ab_prog

	Evaluated to	Count	Threshold
Bin	False	17117	1
Bin	True	185	1

"and" expression on lines 404 to 405:

 is_bus_off = '1' and next_state = s_txt_failed and transient_state = '1' 
 <--------------------LHS--------------------->     <--------RHS-------->

	LHS	RHS	Count	Threshold
Bin	False	True	4102	1
Bin	True	False	56	1
Bin	True	True	40	1

"and" expression on line 404:

 is_bus_off = '1' and next_state = s_txt_failed 
 <-----LHS------>     <----------RHS---------->

	LHS	RHS	Count	Threshold
Bin	False	True	360	1
Bin	True	False	2996	1
Bin	True	True	96	1

"=" expression on line 404:

is_bus_off = '1'

	Evaluated to	Count	Threshold
Bin	False	11942	1
Bin	True	3092	1

"=" expression on line 404:

next_state = s_txt_failed

	Evaluated to	Count	Threshold
Bin	False	14578	1
Bin	True	456	1

"=" expression on line 405:

transient_state = '1'

	Evaluated to	Count	Threshold
Bin	False	10892	1
Bin	True	4142	1

"and" expression on line 411:

 (curr_state = s_txt_ready) and (abort_applied = '0') 
  <---------LHS---------->       <-------RHS------->

	LHS	RHS	Count	Threshold
Bin	False	True	2683	1
Bin	True	False	112	1
Bin	True	True	969	1

"=" expression on line 411:

curr_state = s_txt_ready

	Evaluated to	Count	Threshold
Bin	False	3589	1
Bin	True	1081	1

"=" expression on line 411:

abort_applied = '0'

	Evaluated to	Count	Threshold
Bin	False	1018	1
Bin	True	3652	1

"=" expression on line 432:

transient_state = '1'

	Evaluated to	Count	Threshold
Bin	False	2130	1
Bin	True	810	1

	State	Count	Threshold
Bin	S_TXT_EMPTY	1068	1
Bin	S_TXT_READY	1362	1
Bin	S_TXT_TX_PROG	843	1
Bin	S_TXT_AB_PROG	70	1
Bin	S_TXT_OK	453	1
Bin	S_TXT_FAILED	289	1
Bin	S_TXT_ABORTED	144	1
Bin	S_TXT_PARITY_ERR	359	1

Hierarchy

Instance: CTU_CAN_FD_TB.TB_TOP_CTU_CAN_FD.I_DUT.G_TXT_BUF_COMP(2).G_TXT_BUF_EVEN.I_TXTB_EVEN_TOP.I_TXTB_FSM

File: /__w/CTU-CAN-FD/CTU-CAN-FD/src/txt_buffer/txtb_even_top.vhd

Details:

The limit of printed items was reached (5000). Total 260336 items are not displayed.

Uncovered statements:

Excluded statements:

Covered statements:

If statement on lines 175 to 179:

Signal assignment statement on line 175:

Signal assignment statement on line 179:

If statement on lines 181 to 185:

Signal assignment statement on line 181:

Signal assignment statement on line 185:

If statement on lines 187 to 189:

Signal assignment statement on line 187:

Signal assignment statement on line 189:

If statement on lines 191 to 192:

Signal assignment statement on line 191:

Signal assignment statement on line 192:

Signal assignment statement on line 194:

Signal assignment statement on line 203:

Sequential statement on lines 205 to 361:

If statement on lines 213 to 215:

Signal assignment statement on line 214:

If statement on lines 223 to 243:

Signal assignment statement on line 224:

Signal assignment statement on line 228:

If statement on lines 234 to 238:

Signal assignment statement on line 235:

Signal assignment statement on line 237:

Signal assignment statement on line 242:

If statement on lines 251 to 277:

Signal assignment statement on line 252:

Signal assignment statement on line 256:

Signal assignment statement on line 260:

Signal assignment statement on line 264:

If statement on lines 268 to 272:

Signal assignment statement on line 269:

Signal assignment statement on line 271:

Signal assignment statement on line 276:

If statement on lines 285 to 303:

Signal assignment statement on line 286:

Signal assignment statement on line 290:

Signal assignment statement on line 294:

Signal assignment statement on line 298:

Signal assignment statement on line 302:

If statement on lines 311 to 317:

Signal assignment statement on line 312:

Signal assignment statement on line 316:

If statement on lines 325 to 331:

Signal assignment statement on line 326:

Signal assignment statement on line 330:

If statement on lines 339 to 345:

Signal assignment statement on line 340:

Signal assignment statement on line 344:

If statement on lines 353 to 359:

Signal assignment statement on line 354:

Signal assignment statement on line 358:

If statement on lines 368 to 369:

Signal assignment statement on line 368:

Signal assignment statement on line 369:

If statement on lines 376 to 382:

Signal assignment statement on line 377:

If statement on lines 379 to 381:

Signal assignment statement on line 380:

If statement on lines 389 to 393:

Signal assignment statement on line 389:

Signal assignment statement on line 393:

If statement on lines 396 to 407:

Signal assignment statement on line 396:

Signal assignment statement on line 404:

Signal assignment statement on line 407:

If statement on lines 411 to 413:

Signal assignment statement on line 411:

Signal assignment statement on line 413:

Sequential statement on lines 416 to 424:

Signal assignment statement on line 417:

Signal assignment statement on line 418:

Signal assignment statement on line 419: