NVC code coverage report

File: /__w/CTU-CAN-FD/CTU-CAN-FD/src/memory_registers/generated/test_registers_reg_map.vhd

Nested Instances	Statement	Branch	Toggle	Expression	FSM state	Functional	Average
G_BIT(0)	100.0 % (4/4)	100.0 % (6/6)	N.A.	100.0 % (4/4)	N.A.	N.A.	100.0 % (14/14)
G_BIT(1)	100.0 % (4/4)	100.0 % (6/6)	N.A.	100.0 % (4/4)	N.A.	N.A.	100.0 % (14/14)
G_BIT(2)	100.0 % (4/4)	100.0 % (6/6)	N.A.	100.0 % (4/4)	N.A.	N.A.	100.0 % (14/14)
G_BIT(3)	100.0 % (4/4)	100.0 % (6/6)	N.A.	100.0 % (4/4)	N.A.	N.A.	100.0 % (14/14)
G_BIT(4)	100.0 % (4/4)	100.0 % (6/6)	N.A.	100.0 % (4/4)	N.A.	N.A.	100.0 % (14/14)
G_BIT(5)	100.0 % (4/4)	100.0 % (6/6)	N.A.	100.0 % (4/4)	N.A.	N.A.	100.0 % (14/14)
G_BIT(6)	100.0 % (4/4)	100.0 % (6/6)	N.A.	100.0 % (4/4)	N.A.	N.A.	100.0 % (14/14)
G_BIT(7)	100.0 % (4/4)	100.0 % (6/6)	N.A.	100.0 % (4/4)	N.A.	N.A.	100.0 % (14/14)

Nested Instances

Statement

Branch

Toggle

Expression

FSM state

Functional

Average

G_BIT(0)

100.0 % (4/4)

100.0 % (6/6)

N.A.

100.0 % (4/4)

N.A.

100.0 % (14/14)

G_BIT(1)

100.0 % (4/4)

100.0 % (6/6)

N.A.

100.0 % (4/4)

N.A.

100.0 % (14/14)

G_BIT(2)

100.0 % (4/4)

100.0 % (6/6)

N.A.

100.0 % (4/4)

N.A.

100.0 % (14/14)

G_BIT(3)

100.0 % (4/4)

100.0 % (6/6)

N.A.

100.0 % (4/4)

N.A.

100.0 % (14/14)

G_BIT(4)

100.0 % (4/4)

100.0 % (6/6)

N.A.

100.0 % (4/4)

N.A.

100.0 % (14/14)

G_BIT(5)

100.0 % (4/4)

100.0 % (6/6)

N.A.

100.0 % (4/4)

N.A.

100.0 % (14/14)

G_BIT(6)

100.0 % (4/4)

100.0 % (6/6)

N.A.

100.0 % (4/4)

N.A.

100.0 % (14/14)

G_BIT(7)

100.0 % (4/4)

100.0 % (6/6)

N.A.

100.0 % (4/4)

N.A.

100.0 % (14/14)

Current Instance	Statement	Branch	Toggle	Expression	FSM state	Functional	Average
CTU_CAN_FD_TB.TB_TOP_CTU_CAN_FD.I_DUT.I_MR_TOP.G_TEST_REGISTERS_TRUE.I_TEST_REGISTERS_REG_MAP.I_TST_DEST_TST_ADDR_SLICE_1_REG	100.0 % (2/2)	N.A.	100.0 % (60/60)	100.0 % (6/6)	N.A.	N.A.	100.0 % (68/68)

Current Instance

Statement

Branch

Toggle

Expression

FSM state

Functional

Average

CTU_CAN_FD_TB.TB_TOP_CTU_CAN_FD.I_DUT.I_MR_TOP.G_TEST_REGISTERS_TRUE.I_TEST_REGISTERS_REG_MAP.I_TST_DEST_TST_ADDR_SLICE_1_REG

100.0 % (2/2)

N.A.

100.0 % (60/60)

100.0 % (6/6)

N.A.

100.0 % (68/68)

Details:

The limit of printed items was reached (5000). Total 260336 items are not displayed.

Statement

Branch

Toggle

Expression

FSM state

Functional

Uncovered statements:

Excluded statements:

Covered statements:

Signal assignment statement on line 145:

145: wr_en <= write and cs and (not lock);
Count: 717287
Threshold: 1

Signal assignment statement on line 168:

168: reg_value <= reg_value_r;
Count: 93288
Threshold: 1

Uncovered branches:

Excluded branches:

Covered branches:

Uncovered toggles:

Excluded toggles:

Port:

CLK_SYS

	From	To	Count	Threshold	Excluded due to
Bin	0	1	0	1	Exclude file
Bin	1	0	0	1	Exclude file

Port:

RST_N

	From	To	Count	Threshold	Excluded due to
Bin	0	1	0	1	Exclude file
Bin	1	0	0	1	Exclude file

Port:

DATA_IN

	Element	From	To	Threshold	Excluded due to
Bin	(7)	0	1	1	Exclude file
Bin	(7)	1	0	1	Exclude file
Bin	(6)	0	1	1	Exclude file
Bin	(6)	1	0	1	Exclude file
Bin	(5)	0	1	1	Exclude file
Bin	(5)	1	0	1	Exclude file
Bin	(4)	0	1	1	Exclude file
Bin	(4)	1	0	1	Exclude file
Bin	(3)	0	1	1	Exclude file
Bin	(3)	1	0	1	Exclude file
Bin	(2)	0	1	1	Exclude file
Bin	(2)	1	0	1	Exclude file
Bin	(1)	0	1	1	Exclude file
Bin	(1)	1	0	1	Exclude file
Bin	(0)	0	1	1	Exclude file
Bin	(0)	1	0	1	Exclude file

Port:

WRITE

	From	To	Count	Threshold	Excluded due to
Bin	0	1	0	1	Exclude file
Bin	1	0	0	1	Exclude file

Port:

CS

	From	To	Count	Threshold	Excluded due to
Bin	0	1	0	1	Exclude file
Bin	1	0	0	1	Exclude file

Port:

LOCK

	From	To	Count	Threshold	Excluded due to
Bin	0	1	0	1	Exclude file
Bin	1	0	0	1	Exclude file

Covered toggles:

Port:

REG_VALUE

	Element	From	To	Count	Threshold
Bin	(7)	0	1	165	1
Bin	(7)	1	0	1766	1
Bin	(6)	0	1	355	1
Bin	(6)	1	0	1956	1
Bin	(5)	0	1	705	1
Bin	(5)	1	0	2306	1
Bin	(4)	0	1	3615	1
Bin	(4)	1	0	5216	1
Bin	(3)	0	1	5035	1
Bin	(3)	1	0	6636	1
Bin	(2)	0	1	10345	1
Bin	(2)	1	0	11946	1
Bin	(1)	0	1	22457	1
Bin	(1)	1	0	24058	1
Bin	(0)	0	1	44877	1
Bin	(0)	1	0	46478	1

Signal:

REG_VALUE_R

	Element	From	To	Count	Threshold
Bin	(7)	0	1	20485	1
Bin	(7)	1	0	71202	1
Bin	(6)	0	1	22405	1
Bin	(6)	1	0	69282	1
Bin	(5)	0	1	22405	1
Bin	(5)	1	0	69282	1
Bin	(4)	0	1	31585	1
Bin	(4)	1	0	60102	1
Bin	(3)	0	1	40189	1
Bin	(3)	1	0	51498	1
Bin	(2)	0	1	40549	1
Bin	(2)	1	0	51138	1
Bin	(1)	0	1	44869	1
Bin	(1)	1	0	46818	1
Bin	(0)	0	1	44898	1
Bin	(0)	1	0	46789	1

Signal:

WR_EN

	From	To	Count	Threshold
Bin	0	1	90878	1
Bin	1	0	92479	1

Uncovered expressions:

Excluded expressions:

Covered expressions:

"and" expression on line 145:

 write and cs and (not lock) 
 <---LHS---->      <-RHS-->

	LHS	RHS	Count	Threshold
Bin	'0'	'1'	405579	1
Bin	'1'	'0'	44220	1
Bin	'1'	'1'	90878	1

"and" expression on line 145:

 write and cs 
 <LHS>    RHS

	LHS	RHS	Count	Threshold
Bin	'0'	'1'	135108	1
Bin	'1'	'0'	219307	1
Bin	'1'	'1'	135098	1

NVC code coverage report

Hierarchy

Instance: CTU_CAN_FD_TB.TB_TOP_CTU_CAN_FD.I_DUT.I_MR_TOP.G_TEST_REGISTERS_TRUE.I_TEST_REGISTERS_REG_MAP.I_TST_DEST_TST_ADDR_SLICE_1_REG

File: /__w/CTU-CAN-FD/CTU-CAN-FD/src/memory_registers/generated/test_registers_reg_map.vhd

Details:

The limit of printed items was reached (5000). Total 260336 items are not displayed.

Uncovered statements:

Excluded statements:

Covered statements:

Signal assignment statement on line 145:

Signal assignment statement on line 168:

Uncovered branches:

Excluded branches:

Covered branches:

Uncovered toggles:

Excluded toggles:

Port:

Port:

Port:

Port:

Port:

Port:

Covered toggles:

Port:

Signal:

Signal:

Uncovered expressions:

Excluded expressions:

Covered expressions:

"and" expression on line 145:

"and" expression on line 145:

Uncovered FSM states:

Excluded FSM states:

Covered FSM states:

Uncovered functional coverage:

Excluded functional coverage:

Covered functional coverage: