Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.2 (lin64) Build 6299465 Fri Nov 14 12:34:56 MST 2025
| Date         : Fri Apr 10 21:29:43 2026
| Host         : fedora running 64-bit unknown
| Command      : report_utilization -hierarchical -hierarchical_percentages
| Design       : can_top_level
| Device       : xc7k70tfbv676-1
| Speed File   : -1
| Design State : Optimized
---------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+-----------------------------------------------------------+---------------------------+-------------+-------------+----------+----------+------------+----------+----------+------------+
|                          Instance                         |           Module          |  Total LUTs |  Logic LUTs |  LUTRAMs |   SRLs   |     FFs    |  RAMB36  |  RAMB18  | DSP Blocks |
+-----------------------------------------------------------+---------------------------+-------------+-------------+----------+----------+------------+----------+----------+------------+
| can_top_level                                             |                     (top) | 1785(4.35%) | 1785(4.35%) | 0(0.00%) | 0(0.00%) | 959(1.17%) | 0(0.00%) | 3(1.11%) |   0(0.00%) |
|   (can_top_level)                                         |                     (top) |    0(0.00%) |    0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|   bus_sampling_inst                                       |              bus_sampling |   99(0.24%) |   99(0.24%) | 0(0.00%) | 0(0.00%) |  84(0.10%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     ssp_generator_inst                                    |             ssp_generator |   61(0.15%) |   61(0.15%) | 0(0.00%) | 0(0.00%) |  33(0.04%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|   can_core_inst                                           |                  can_core |  775(1.89%) |  775(1.89%) | 0(0.00%) | 0(0.00%) | 327(0.40%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     can_crc_inst                                          |                   can_crc |   56(0.14%) |   56(0.14%) | 0(0.00%) | 0(0.00%) |  53(0.06%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     fault_confinement_inst                                |         fault_confinement |  165(0.40%) |  165(0.40%) | 0(0.00%) | 0(0.00%) |  58(0.07%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       (err_counters_inst)                                 |              err_counters |  148(0.36%) |  148(0.36%) | 0(0.00%) | 0(0.00%) |  54(0.07%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     protocol_control_inst                                 |          protocol_control |  496(1.21%) |  496(1.21%) | 0(0.00%) | 0(0.00%) | 190(0.23%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       protocol_control_fsm_inst                           |      protocol_control_fsm |  408(1.00%) |  408(1.00%) | 0(0.00%) | 0(0.00%) |  35(0.04%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|       rx_shift_reg_inst                                   |              rx_shift_reg |   30(0.07%) |   30(0.07%) | 0(0.00%) | 0(0.00%) |  75(0.09%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|   int_manager_inst                                        |               int_manager |   84(0.20%) |   84(0.20%) | 0(0.00%) | 0(0.00%) |  37(0.05%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|   memory_registers_inst                                   |          memory_registers |  274(0.67%) |  274(0.67%) | 0(0.00%) | 0(0.00%) | 198(0.24%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     control_registers_reg_map_comp                        | control_registers_reg_map |  270(0.66%) |  270(0.66%) | 0(0.00%) | 0(0.00%) | 195(0.24%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|   prescaler_inst                                          |                 prescaler |  146(0.36%) |  146(0.36%) | 0(0.00%) | 0(0.00%) |  74(0.09%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     bit_time_fsm_inst                                     |              bit_time_fsm |   56(0.14%) |   56(0.14%) | 0(0.00%) | 0(0.00%) |   3(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|   rx_buffer_inst                                          |                 rx_buffer |  197(0.48%) |  197(0.48%) | 0(0.00%) | 0(0.00%) | 122(0.15%) | 0(0.00%) | 1(0.37%) |   0(0.00%) |
|     (rx_buffer_inst)                                      |                 rx_buffer |    6(0.01%) |    6(0.01%) | 0(0.00%) | 0(0.00%) |  77(0.09%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     rx_buffer_fsm_inst                                    |             rx_buffer_fsm |   96(0.23%) |   96(0.23%) | 0(0.00%) | 0(0.00%) |  12(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     rx_buffer_pointers_inst                               |        rx_buffer_pointers |   60(0.15%) |   60(0.15%) | 0(0.00%) | 0(0.00%) |  32(0.04%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|   tx_arbitrator_inst                                      |             tx_arbitrator |  115(0.28%) |  115(0.28%) | 0(0.00%) | 0(0.00%) | 104(0.13%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     (tx_arbitrator_inst)                                  |             tx_arbitrator |   46(0.11%) |   46(0.11%) | 0(0.00%) | 0(0.00%) | 100(0.12%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|     tx_arbitrator_fsm_inst                                |         tx_arbitrator_fsm |   69(0.17%) |   69(0.17%) | 0(0.00%) | 0(0.00%) |   4(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
|   txt_buf_comp_gen[1].txt_buf_odd_gen.txt_buffer_odd_inst |            txt_buffer_odd |   88(0.21%) |   88(0.21%) | 0(0.00%) | 0(0.00%) |   6(0.01%) | 0(0.00%) | 1(0.37%) |   0(0.00%) |
|     txt_buffer_fsm_inst                                   |            txt_buffer_fsm |   85(0.21%) |   85(0.21%) | 0(0.00%) | 0(0.00%) |   3(0.01%) | 0(0.00%) | 0(0.00%) |   0(0.00%) |
+-----------------------------------------------------------+---------------------------+-------------+-------------+----------+----------+------------+----------+----------+------------+


